MB9BF412RPMC-G-JNE2 datasheet(56/112 Pages) CYPRESS

56 / 112 page

Document Number: 002-05615 Rev. *D

Page

56 of 112

MB9B410R Series

11.

Pin Status in Each CPU State

The terms used for pin status have the following meanings.

INITX=0

This is the period when the INITX pin is the "L" level.

INITX=1

This is the period when the INITX pin is the "H" level.

SPL=0

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "0".

SPL=1

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "1".

Input enabled

Indicates that the input function can be used.

Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

Hi-Z

Indicates that the output drive transistor is disabled and the pin is put in the Hi-Z state.

Setting disabled

Indicates that the setting is disabled.

Maintain previous state

Maintains the state that was immediately prior to entering the current mode.

If a built-in peripheral function is operating, the output follows the peripheral function.

If the pin is being used as a port, that output is maintained.

Analog input is enabled

Indicates that the analog input is enabled.

Trace output

Indicates that the trace function can be used.

MB9BF412RPMC-G-JNE2 Scheda tecnica(PDF) 56 Page - Cypress Semiconductor