MB91F585ASH datasheet(38/176 Pages) CYPRESS

38 / 176 page

Document Number: 002-04665 Rev *A

Page 37 of 175

MB91580M/S Series

Block Diagram

 MB91F583AM/F584AM/F585AM

F ro m Ma s te r

T o S la ve

F ro m Ma s te r

T o S la ve

M D 0,M D 1,P040

SOT0_0-1, SOT1-3,

DAOUT

NMIX

MONCLK

RX0- 1,

TX0- 1

A IN0- 1 , BIN0- 1 ,

Z IN0- 1

XBS C rossbar S w itch

F R 81s C P U core

Ins truc tio n

On-chip bus Layer 2

Peripheral bus bridge

1 6

3 2

Wild register

On-chip bus Layer 1

D ebug In te rfa ce

Regulator

M P U

B ac kUp

RA M

DMAC

RAMECC

Power-on reset

CR oscillator

F la sh

R A M

D ata

INT0- 7

DTTI0,RTO0-6

IN0-3

A DTG0 -2,

A N0-14, 16-23

FRCK0-5

SIN0_0-1, SIN1-3,

SCK0_0-1, SCK1-3,

SCS1-3

RSTX

Diagnosis

RXDA-B,TXDA-B,

TXENA-B,STOPWT

TIOA0- 1 , TIOB0- 1

TIN0- 3, TOT0- 3

TRG0- 1, PPG0- 5

Main Flash/WorkFlash

Bus

performance

counter

Operating

mode register

Bus bridge

FlexRay (1unit)

CAN (2ch)

Bus diagnosis register

Flash control register

RAMECC/Diagnosis

(XBS-RAM)

Asynchronous bus bridge

(PCLK1

PCLK2)

Asynchronous bus bridge

(PCLK1

PCLK2)

FlexRay clock control

PPG (6ch)

Clock Monitor

CAN prescaler

I/O port setting

Base timer (2ch)

Reload timer (4ch)

U/D counter (2ch)

WDT1 calibration

CRC (2ch)

Waveform generator (2 units (7ch))

Output compare (7ch)

A/D converter

Free-run timer (6ch)

Input capture (4ch)

D/A converter

Multi-function serial interface (4ch)

Bus bridge

(32-bit

16-bit)

Delay interrupt

Interrupt controller

Watchdog timer (SW and HW)

Interrupt request batch read

Generation/clear of DMA transfer request

Clock control register

(frequency dividing setting)

Reset control register

Low-power consumption setting register

CR oscillation (trimming)

NMI

Regulator control

Clock Supervisor

Power shutdown control

External interrupt input (8ch)

Clock control

(clock setting, main timer, PLL timer)

Low-voltage detection (internal

low-voltage detection)

Low-voltage detection (external

low-voltage detection)

Input cut-off

inhibiting signal

Motor control extension function

(PCLK2

MTRCLK)

MB91F585ASH Scheda tecnica(PDF) 38 Page - Cypress Semiconductor

MB91F585ASH Scheda tecnica(HTML) 38 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL