Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

BT8376EPF Scheda tecnica(PDF) 63 Page - Synaptics Incorporated.

Il numero della parte BT8376EPF
Spiegazioni elettronici  single chip transceivers for T1/E1 and Integrated Service Digital Network (ISDN) primary rate interfaces
PDF  323 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  CONEXANT [Synaptics Incorporated.]
Homepage  https://www.synaptics.com/
Logo CONEXANT - Synaptics Incorporated.

BT8376EPF Scheda tecnica(HTML) 63 Page - Synaptics Incorporated.

Back Button BT8376EPF Datasheet HTML 59Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 60Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 61Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 62Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 63Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 64Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 65Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 66Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 67Page - Synaptics Incorporated. Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 323 page
background image
Bt8370/8375/8376
2.0 Circuit Description
Fully Integrated T1/E1 Framer and Line Interface
2.5 Receive System Bus
N8370DSE
Conexant
2-35
2.5.1 Timebase
The RSB timebase synchronizes RFSYNC, RMSYNC, and RINDO with the
Receive System Bus Clock (RSBCKI). The RSBCKI can be slaved to 4 clock
sources: Receive System Bus Clock Input (RSBCKI), Transmit System Bus
Clock Input (TSBCKI), Clock Rate Adapter Input (CLADI), or Clock Rate
Adapter Output (CLADO). The RSB clock selection is made through the Clock
Input Mux register [CMUX; addr 01A]. The system bus clock can also be
configured to run at twice the data rate by setting the X2CLK bit in the System
Bus Interface Configuration register [SBI_CR; addr 0D0].
RFSYNC and RMSYNC can be individually configured as inputs or outputs
[PIO; addr 018]. RFSYNC and RMSYNC must be configured as inputs when the
RSB timebase is slaved to the system bus [SBI_OE; addr 0D0]. RFSYNC and
RMSYNC must be configured as outputs when the RSB timebase is master of the
system bus. RFSYNC and RMSYNC can also be configured as rising or falling
edge outputs [RSB_CR; addr 0D1]. In addition to having RFSYNC and
RMSYNC active on the frame boundary, a programmable offset is available to
select the time slot and bit offset in the frame. See the Receive System Bus Sync
Time Slot Offset [RSYNC_TS; addr 0D3] and the Receive System Bus Sync Bit
Offset [RSYNC_BIT; addr 0D2].



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com