Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

BT8376EPF Scheda tecnica(PDF) 249 Page - Synaptics Incorporated.

Il numero della parte BT8376EPF
Spiegazioni elettronici  single chip transceivers for T1/E1 and Integrated Service Digital Network (ISDN) primary rate interfaces
PDF  323 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  CONEXANT [Synaptics Incorporated.]
Homepage  https://www.synaptics.com/
Logo CONEXANT - Synaptics Incorporated.

BT8376EPF Scheda tecnica(HTML) 249 Page - Synaptics Incorporated.

Back Button BT8376EPF Datasheet HTML 245Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 246Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 247Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 248Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 249Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 250Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 251Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 252Page - Synaptics Incorporated. BT8376EPF Datasheet HTML 253Page - Synaptics Incorporated. Next Button
Zoom Inzoom in Zoom Outzoom out
 249 / 323 page
background image
Bt8370/8375/8376
Fully Integrated T1/E1 Framer and Line Interface
3.17 System Bus Registers
N8370DSE
Conexant
3-131
TSIGO
Transmit Signaling Output—Applicable only if TLOCAL is inactive. ABCD signaling from
TSIGn buffer is transmitted.
0 = no effect
1 = transmit signaling from TSIGn buffer
RSIGO
Receive Signaling Output—Applicable only if TLOCAL is inactive. Forces transmit ABCD
signaling to be supplied from RSIGn buffer, affecting a remote signaling loopback.
0 = no effect
1 = transmit signaling from RSIGn buffer
120–13F—Transmit Signaling Buffer (TSIGn; n = 0 to 31)
Transmit signaling from the TSIGI pin is automatically placed into the TSIGn buffer. The processor controls
TSIGn insertion into the transmitter output by selecting TSIGO [in TPCn]. The processor can monitor TSIGn
from system supplied signaling or use TSIGn for inter-processor communication. During E1 modes, TSIG0 and
TSIG16 buffer locations hold the CAS multiframe alignment signal (MAS.1 through MAS.4), extra bits (X.1
through X.4), and multiframe Yellow Alarm (MYEL) bits supplied from TSIGI.
7
6
5
4
3
2
1
0
————
TSIGn[3]
TSIGn[2]
TSIGn[1]
TSIGn[0]
TSIG0 (E1)
TSIG16 (E1 mode)
TSIGn.3
Input Signaling A Bit
MAS.1
X.1
TSIGn.2
Input Signaling B Bit
MAS.2
MYEL
TSIGn.1
Input Signaling C Bit
MAS.3
X.3
TSIGn.0
Input Signaling D Bit
MAS.4
X.4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com