Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

AD6624AS/PCB Scheda tecnica(PDF) 5 Page - Analog Devices

Il numero della parte AD6624AS/PCB
Spiegazioni elettronici  Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD6624AS/PCB Scheda tecnica(HTML) 5 Page - Analog Devices

  AD6624AS/PCB Datasheet HTML 1Page - Analog Devices AD6624AS/PCB Datasheet HTML 2Page - Analog Devices AD6624AS/PCB Datasheet HTML 3Page - Analog Devices AD6624AS/PCB Datasheet HTML 4Page - Analog Devices AD6624AS/PCB Datasheet HTML 5Page - Analog Devices AD6624AS/PCB Datasheet HTML 6Page - Analog Devices AD6624AS/PCB Datasheet HTML 7Page - Analog Devices AD6624AS/PCB Datasheet HTML 8Page - Analog Devices AD6624AS/PCB Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 40 page
background image
REV. 0
AD6624A
–5–
MICROPROCESSOR PORT TIMING CHARACTERISTICS1, 2
Test
AD6624AS
Parameter (Conditions)
Temp
Level
Min
Typ
Max
Unit
MICROPROCESSOR PORT, MODE INM (MODE = 0)
MODE INM Write Timing:
tSC
Control
3 to
↑CLK Setup Time
Full
IV
5.5
ns
tHC
Control
3 to
↑CLK Hold Time
Full
IV
1.0
ns
tHWR
WR(RW) to RDY(DTACK) Hold Time
Full
IV
8.0
ns
tSAM
Address/Data to
WR(RW) Setup Time
Full
IV
–0.5
ns
tHAM
Address/Data to RDY(
DTACK) Hold Time
Full
IV
7.0
ns
tDRDY
WR(RW) to RDY(DTACK) Delay
Full
IV
4.0
ns
tACC
WR(RW) to RDY(DTACK) High Delay
Full
IV
4
× tCLK 5 × tCLK 9 × tCLK
ns
MODE INM Read Timing:
tSC
Control3 to
↑CLK Setup Time
Full
IV
4.0
ns
tHC
Control
3 to
↑CLK Hold Time
Full
IV
2.0
ns
tSAM
Address to
RD(DS) Setup Time
Full
IV
0.0
ns
tHAM
Address to Data Hold Time
Full
IV
7.0
ns
tDRDY
RD(DS) to RDY(DTACK) Delay
Full
IV
4.0
ns
tACC
RD(DS) to RDY(DTACK) High Delay
Full
IV
8
× tCLK 10 × tCLK 13 × tCLK
ns
MICROPROCESSOR PORT, MODE MNM (MODE = 1)
MODE MNM Write Timing:
tSC
Control
3 to
↑CLK Setup Time
Full
IV
5.5
ns
tHC
Control
3 to
↑CLK Hold Time
Full
IV
1.0
ns
tHDS
DS(RD) to DTACK(RDY) Hold Time
Full
IV
8.0
ns
tHRW
RW(
WR) to DTACK(RDY) Hold Time
Full
IV
8.0
ns
tSAM
Address/Data to RW(
WR) Setup Time
Full
IV
–0.5
ns
tHAM
Address/Data to RW(
WR) Hold Time
Full
IV
7.0
ns
tACC
RW(
WR) to DTACK(RDY) Low Delay
Full
IV
4
× tCLK 5 × tCLK 9 × tCLK
ns
MODE MNM Read Timing:
tSC
Control
3 to
↑CLK Setup Time
Full
IV
4.0
ns
tHC
Control3 to
↑CLK Hold Time
Full
IV
2.0
ns
tSAM
Address to
DS(RD) Setup Time
Full
IV
0.0
ns
tHAM
Address to Data Hold Time
Full
IV
7.0
ns
tZD
Data Three-State Delay
Full
IV
7.0
ns
tACC
DS(RD) to DTACK(RDY) Low Delay
Full
IV
8
× tCLK 10 × tCLK 13 × tCLK
ns
NOTES
1All Timing Specifications valid over VDD range of 2.375 V to 2.675 V and VDDIO range of 3.0 V to 3.6 V.
2C
LOAD = 40 pF on all outputs unless otherwise specified.
3Specification pertains to control signals: RW, (
WR), DS, (RD), CS.
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com