| Motore di ricerca datesheet componenti elettronici |
|
AD9858 Scheda tecnica(PDF) 22 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9858 Scheda tecnica(HTML) 22 Page - Analog Devices |
|
22 / 32 page ![]() AD9858 Rev. A | Page 22 of 32 A3 A1 A2 D3 D1 D2 TWRHIGH TWRLOW TAHD TDHD TDOU TASU TWR TASU TDOU TADH TDHD TWRLOW TWRHIGH TWR SPECIFICATION 3ns 3.5ns 0ns 0ns 3ns 6ns 9ns VALUE ADDRESS SETUP TIME TO WR SIGNAL ACTIVE DATA SETUP TIME TO WR SIGNAL INACTIVE ADDRESS HOLD TIME TO WR SIGNAL INACTIVE DATA HOLD TIME TO WR SIGNAL INACTIVE WR SIGNAL MINIMUM LOW TIME WR SIGNAL MINIMUM HIGH TIME WR SIGNAL MINIMUM PERIOD DESCRIPTION D<7:0> A<5:0> WR Figure 35. I/O Port Write Cycle Timing (Parallel) A3 A1 A2 D3 D1 D2 TRDHOZ TRDLOV TADV TAHD TASU TADH TRDLOV TRDHOZ SPECIFICATION 15ns 5ns 15ns 10ns VALUE ADDRESS TO DATA VALID TIME (MAXIMUM) ADDRESS HOLD TIME TO RD SIGNAL INACTIVE (MINIMUM) RD LOW TO OUTPUT VALID (MAXIMUM) RD HIGH TO DATA THREE-STATE (MAXIMUM) DESCRIPTION D<7:0> A<5:0> RD Figure 36. I/O Port Read Cycle Timing (Parallel) |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |