Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

NT5CC128M8GP-EKB Scheda tecnica(PDF) 22 Page - Nanya Technology Corporation.

Il numero della parte NT5CC128M8GP-EKB
Spiegazioni elettronici  Commercial, Industrial and AutomotiveDDR3(L) 1 Gb SDRAM
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NANYA [Nanya Technology Corporation.]
Homepage  http://www.nanya.com
Logo NANYA - Nanya Technology Corporation.

NT5CC128M8GP-EKB Scheda tecnica(HTML) 22 Page - Nanya Technology Corporation.

Back Button NT5CC128M8GP-EKB Datasheet HTML 18Page - Nanya Technology Corporation. NT5CC128M8GP-EKB Datasheet HTML 19Page - Nanya Technology Corporation. NT5CC128M8GP-EKB Datasheet HTML 20Page - Nanya Technology Corporation. NT5CC128M8GP-EKB Datasheet HTML 21Page - Nanya Technology Corporation. NT5CC128M8GP-EKB Datasheet HTML 22Page - Nanya Technology Corporation. NT5CC128M8GP-EKB Datasheet HTML 23Page - Nanya Technology Corporation. NT5CC128M8GP-EKB Datasheet HTML 24Page - Nanya Technology Corporation. NT5CC128M8GP-EKB Datasheet HTML 25Page - Nanya Technology Corporation. NT5CC128M8GP-EKB Datasheet HTML 26Page - Nanya Technology Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 160 page
background image
Version 2.2
22
Nanya Technology Cooperation ©
04/2019
All Rights Reserved.
NTC Proprietary
Level: Property
DDR3(L) 1Gb SDRAM
NT5CB(C)128M8GN / NT5CB(C)64M16GP
Additive Latency (AL)
Additive Latency (AL) operation is supported to make command and data bus efficient for sustainable bandwidth in DDR3(L)
SDRAM. In this operation, the DDR3(L) SDRAM allows a read or write command (either with or without auto-precharge) to
be issued immediately after the active command. The command is held for the time of the Additive Latency (AL) before it is
issued inside the device. The Read Latency (RL) is controlled by the sum of the AL and CAS Latency (CL) register settings.
Write Latency (WL) is controlled by the sum of the AL and CAS Write Latency (CWL) register settings. A summary of the AL
register options are shown as the following table.
Additive Latency (AL) Settings
A4
A3
AL
0
0
0, (AL Disable)
0
1
CL-1
1
0
CL-2
1
1
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com