GD9FS1G8F2AMG datasheet(15/55 Pages) GIGADEVICE

Il numero della parte	GD9FS1G8F2AMG

Spiegazioni elettronici	Single level cell technology

PDF	55 Pages

Scroll/Zoom	100%

Produttore elettronici	GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]

Homepage	http://www.gigadevice.com/

Logo

15 / 55 page

GD9Fx1GxF2A

7.1 Command Input Cycle

Command Input bus operation is used to give a command to the memory device. Commands are accepted with Chip

Enable low, Command Latch Enable High, Address Latch Enable low and Read Enable High and latched on the rising

edge of Write Enable. Moreover for commands that starts a modify operation (write/erase) the Write Protect pin must be

high.

Command

CLE

CE#

WE#

R/B#

IO0-7

ALE

tDH

tALH

tALS

tWP

tCS

tCH

tCLH

tCLS

tWB

Figure 9: Command Input Cycle figures

7.2 Address Input Cycle

Address Input bus operation allows the insertion of the memory address. Addresses are accepted with Chip Enable low,

Address Latch Enable High, Command Latch Enable low and Read Enable High and latched on the rising edge of Write

Enable. Moreover for commands that starts a modify operation (write/erase) the Write Protect pin must be high.

Row Add2

tALS

CLE

CE#

WE#

ALE

I/Ox

tCLS

tCS

tWC

tWP

tWH

tALH

Col. Add1

Col. Add2

Row Add1

tDH

tCLH

tCH

tDS

Figure 10: Address Input Cycle figures

GD9FS1G8F2AMG Scheda tecnica(PDF) 15 Page - GigaDevice Semiconductor (Beijing) Inc.

GD9FS1G8F2AMG Scheda tecnica(HTML) 15 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Scheda tecnica Scarica

Link URL