Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

RF3000PCBA Scheda tecnica(PDF) 23 Page - RF Micro Devices

Il numero della parte RF3000PCBA
Spiegazioni elettronici  SPREAD-SPECTRUM BASEBAND MODEM
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RFMD [RF Micro Devices]
Homepage  http://www.rfmd.com
Logo RFMD - RF Micro Devices

RF3000PCBA Scheda tecnica(HTML) 23 Page - RF Micro Devices

Back Button RF3000PCBA Datasheet HTML 19Page - RF Micro Devices RF3000PCBA Datasheet HTML 20Page - RF Micro Devices RF3000PCBA Datasheet HTML 21Page - RF Micro Devices RF3000PCBA Datasheet HTML 22Page - RF Micro Devices RF3000PCBA Datasheet HTML 23Page - RF Micro Devices RF3000PCBA Datasheet HTML 24Page - RF Micro Devices RF3000PCBA Datasheet HTML 25Page - RF Micro Devices RF3000PCBA Datasheet HTML 26Page - RF Micro Devices RF3000PCBA Datasheet HTML 27Page - RF Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 28 page
background image
11-343
RF3000
Rev A4 031216
Register 0x14 - Low Gain Calibration
Bit 5 .. Bit 0:Low Gain Calibration, Range -32 to +16
Register 0x15 - High Gain Calibration
Bit 7:
A value of ‘1’ enables the channel 14 filter
Bit 6:
6dB pad of DS modes
Bit 5 .. Bit 0:High Gain Calibration, Range -8 to +31
Register 0x16 - Reserved
Register 0x17 - Reserved
Register 0x18 - Reserved
Register 0x19 - Reserved
Register 0x1A - Reserved
Register 0x1B - Reserved
Register 0x1C - Options Register 1
Bit 7 .. Bit 5:Signed Magnitude Offset for all steps of course AGC. Saturation threshold is 4+ value where V=3<Value<3.
Bit 4:
A value of ‘1’ allows the AGC algorithm to retrigger with ADC saturation.
Bit 3:
A value of ‘1’ enables the alternate TX/RX data bus interface.
Bit 2:
Reserved, set to ‘0’.
Register 0x1D - Options Register 2
Bit 7:
LNAGs Delay-When set to ‘1’, this delays the next AGC decision step an extra 1
µS (total of 2µS) if a transition
of the LNAGs pin from 1 to 0 occurs.
Bit 6 .. Bit 3:Reserved, set to ‘0’.
Bit 2:
Sets threshold for AGC re-trigger.
‘0’ sets re-trigger threshold to high count.
‘1’ sets re-trigger threshold to low count.
Bit 1:
Reserved, set to ‘0’.
Bit 0:
Reserved, set to ‘0’.
Register 0x1E - Reserved
Register 0x1F - Reserved
Reserved
Reserved
Low_Gain5
Low_Gain4
Low_Gain3
Low_Gain2
Low_Gain1
Low_Gain0
Bit 7
Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
Channel 14 Filter DSSS PAD
High_Gain5
High_Gain4
High_Gain3
High_Gain2
High_Gain1
High_Gain0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SAT_THRESH [2] SAT_THRESH [1] SAT_THRESH [0] ALT AGC Enabled Alternative
Data Port Interface
RESERVED ’0’ RESERVED ‘0’ RESERVED ‘0’
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
LNAGS DELAY
RESERVED ‘0’ RESERVED ‘0’ RESERVED ‘0’ RESERVED ‘0’ AGC Re-trigger
Threshold
RESERVED ‘0’ RESERVED ‘0’



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com