 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
DRV8428PDYYR Scheda tecnica(PDF) 21 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DRV8428PDYYR Scheda tecnica(HTML) 21 Page - Texas Instruments |
|
|
21 / 46 page  21 DRV8428E, DRV8428P www.ti.com SLOSE51 – JUNE 2020 Product Folder Links: DRV8428E DRV8428P Submit Documentation Feedback Copyright © 2020, Texas Instruments Incorporated 7.3.5 Logic and Seven-Level Pin Diagrams Figure 11 gives the input structure for logic-level pins APH, AEN, BPH, BEN, AIN1, AIN2, BIN1, BIN2 and nSLEEP: Figure 11. Logic-level Input Pin Diagram Seven-level logic pin DECAY/TOFF has the following structure as shown in Figure 12. Figure 12. Seven-Level Input Pin Diagram 7.3.6 Protection Circuits The devices are fully protected against supply undervoltage, charge pump undervoltage, output overcurrent, and device overtemperature events. 7.3.6.1 VM Undervoltage Lockout (UVLO) If at any time the voltage on the VM pin falls below the UVLO-threshold voltage for the voltage supply, all the outputs are disabled. Normal operation resumes when the VM undervoltage condition is removed. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
