PIC24H datasheet(120/290 Pages) MICROCHIP

120 / 290 page

PIC24H

DS70175D-page 120

Preliminary

DMAxSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A(1)

R/W-0

STA<15:8>

bit 15

bit 8

R/W-0

STA<7:0>

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 15-0

STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

Note 1:

A read of this address register will return the current contents of the DMA RAM Address register, not the

contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in

unpredictable behavior of the DMA channel and should be avoided.

DMAxSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B(1)

R/W-0

STB<15:8>

bit 15

bit 8

R/W-0

STB<7:0>

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 15-0

STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

Note 1:

A read of this address register will return the current contents of the DMA RAM Address register, not the

contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in

unpredictable behavior of the DMA channel and should be avoided.

PIC24H Scheda tecnica(PDF) 120 Page - Microchip Technology

PIC24H Scheda tecnica(HTML) 120 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL