IIS2DLPCTR datasheet(49/69 Pages) STMICROELECTRONICS

49 / 69 page

DocID031788 Rev 4

49/69

IIS2DLPC

8.5

CTRL2 (21h)

Control register 2 (r/w)

Table 33. Control register 2

Table 34. Control register 2 description

The BDU bit is used to inhibit the update of the output registers until both upper and lower

continuously. When the BDU is activated (BDU = ‘1’), the content of the output registers is

not updated until both MSB and LSB are read which avoids reading values related to

different sample times.

BOOT

SOFT_

RESET

0(1)

1. This bit must be set to ‘0’ for the correct operation of the device.

CS_PU_

DISC

BDU

IF_ADD_

INC

I2C_

DISABLE

SIM

BOOT

Boot enables retrieving the correct trimming parameters from nonvolatile memory

into registers where trimming parameters are stored.

Once the operation is over, this bit automatically returns to 0.

Default value: 0 (0: disabled; 1: enabled)

SOFT_RESET Soft reset acts as reset for all control registers, then goes to 0.

Default value: 0 (0: disabled; 1: enabled)

CS_PU_DISC

Disconnect CS pull-up. Default value: 0

(0: pull-up connected to CS pin;

1: pull-up disconnected to CS pin)

BDU

Block data update. Default value: 0

(0: continuous update; 1: output registers not updated until MSB and LSB read)

IF_ADD_INC

serial interface (I2C or SPI). Default value: 1 (0: disabled; 1: enabled)

I2C_DISABLE

Disable I2C communication protocol. Default value: 0

(0: SPI and I2C interfaces enabled; 1: I2C mode disabled)

SIM

SPI serial interface mode selection. Default value: 0

0: 4-wire interface; 1: 3-wire interface

IIS2DLPCTR Scheda tecnica(PDF) 49 Page - STMicroelectronics

IIS2DLPCTR Scheda tecnica(HTML) 49 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Scheda tecnica Scarica

Link URL