TMS320F28375DPZP datasheet(65/226 Pages) TI

65 / 226 page

8.9.3.2 Clock Frequencies, Requirements, and Characteristics

This section provides the frequencies and timing requirements of the input clocks, PLL lock times, frequencies of

the internal clocks, and the frequency and switching characteristics of the output clock.

8.9.3.2.1 Input Clock Frequency and Timing Requirements, PLL Lock Times

Section 8.9.3.2.1.1 shows the frequency requirements for the input clocks. Table 8-3 shows the crystal

equivalent series resistance requirements. Section 8.9.3.2.1.2 shows the X1 input level characteristics when

using an external clock source. Section 8.9.3.2.1.3 and Section 8.9.3.2.1.4 show the timing requirements for the

input clocks. Section 8.9.3.2.1.5 shows the PLL lock times for the Main PLL and the USB PLL.

8.9.3.2.1.1 Input Clock Frequency

MIN

MAX

UNIT

f(XTAL)

Frequency, X1/X2, from external crystal or resonator

MHz

f(X1)

Frequency, X1, from external oscillator

MHz

f(AUXI)

Frequency, AUXCLKIN, from external oscillator

MHz

8.9.3.2.1.2 X1 Input Level Characteristics When Using an External Clock Source (Not a Crystal)

over recommended operating conditions (unless otherwise noted)

PARAMETER

MIN

MAX

UNIT

X1 VIL

Valid low-level input voltage

–0.3

0.3 * VDDIO

X1 VIH

Valid high-level input voltage

0.7 * VDDIO

VDDIO + 0.3

8.9.3.2.1.3 X1 Timing Requirements

MIN

MAX

UNIT

tf(X1)

Fall time, X1

tr(X1)

Rise time, X1

tw(X1L)

Pulse duration, X1 low as a percentage of tc(X1)

45%

55%

tw(X1H)

Pulse duration, X1 high as a percentage of tc(X1)

45%

55%

8.9.3.2.1.4 AUXCLKIN Timing Requirements

MIN

MAX

UNIT

tf(AUXI)

Fall time, AUXCLKIN

tr(AUXI)

Rise time, AUXCLKIN

tw(AUXL)

Pulse duration, AUXCLKIN low as a percentage of tc(XCI)

45%

55%

tw(AUXH)

Pulse duration, AUXCLKIN high as a percentage of tc(XCI)

45%

55%

8.9.3.2.1.5 PLL Lock Times

MIN

NOM

MAX

UNIT

t(PLL)

Lock time, Main PLL (X1, from external oscillator)

50 µs + 2500 * tc(OSCCLK) (1)

µs

t(USB)

Lock time, USB PLL (AUXCLKIN, from external oscillator)

50 µs + 2500 * tc(OSCCLK) (1)

µs

(1)

The PLL lock time here defines the typical time of execution for the PLL workaround as defined in the TMS320F2837xD Dual-Core

MCUs Silicon Errata . Cycle count includes code execution of the PLL initialization routine, which could vary depending on compiler

optimizations and flash wait states. TI recommends using the latest example software from C2000Ware for initializing the PLLs. For the

system PLL, see InitSysPll() or SysCtl_setClock(). For the auxillary PLL, see InitAuxPll() or SysCtl_setAuxClock().

www.ti.com

TMS320F28379D, TMS320F28379D-Q1, TMS320F28378D, TMS320F28377D

TMS320F28377D-Q1, TMS320F28376D, TMS320F28375D, TMS320F28374D

SPRS880O – DECEMBER 2013 – REVISED FEBRUARY 2021

Submit Document Feedback

Product Folder Links: TMS320F28379D TMS320F28379D-Q1 TMS320F28378D TMS320F28377D

TMS320F28377D-Q1 TMS320F28376D TMS320F28375D TMS320F28374D

TMS320F28375DPZP Scheda tecnica(PDF) 65 Page - Texas Instruments

TMS320F28375DPZP Scheda tecnica(HTML) 65 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL