TMS320F28375DPZP datasheet(121/226 Pages) TI

121 / 226 page

8.10.3 Buffered Digital-to-Analog Converter (DAC)

The buffered DAC module consists of an internal 12-bit DAC and an analog output buffer that is capable of

driving an external load. An integrated pulldown resistor on the DAC output helps to provide a known pin voltage

when the output buffer is disabled. This pulldown resistor cannot be disabled and remains as a passive

component on the pin, even for other shared pin mux functions. Software writes to the DAC value register can

take effect immediately or can be synchronized with EPWMSYNCPER events.

Each buffered DAC has the following features:

• 12-bit programmable internal DAC

• Selectable reference voltage

• Pulldown resistor on output

• Ability to synchronize with EPWMSYNCPER

The block diagram for the buffered DAC is shown in Figure 8-44.

EPWM1SYNCPER

VREFHI

VDDA

VSSA

VDAC

DACCTL[DACREFSEL]

DACCTL[LOADMODE]

SYSCLK

DACCTL[SYNCSEL]

EPWM2SYNCPER

EPWM3SYNCPER

EPWMnSYNCPER

...

DACVALS

n-1

DACVALA

Buffer

12-bit

DAC

VSSA

DACOUT

DACREF

RPD

Figure 8-44. DAC Module Block Diagram

www.ti.com

TMS320F28379D, TMS320F28379D-Q1, TMS320F28378D, TMS320F28377D

TMS320F28377D-Q1, TMS320F28376D, TMS320F28375D, TMS320F28374D

SPRS880O – DECEMBER 2013 – REVISED FEBRUARY 2021

Submit Document Feedback

121

Product Folder Links: TMS320F28379D TMS320F28379D-Q1 TMS320F28378D TMS320F28377D

TMS320F28377D-Q1 TMS320F28376D TMS320F28375D TMS320F28374D

TMS320F28375DPZP Scheda tecnica(PDF) 121 Page - Texas Instruments

TMS320F28375DPZP Scheda tecnica(HTML) 121 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL