PIMXRT406LCVL4A datasheet(7/71 Pages) NXP

7 / 71 page

Modules list

i.MX RT1015 Crossover Processors Data Sheet for Industrial Products, Rev. 2, 03/2021

NXP Semiconductors

Modules list

The i.MX RT1015 processors contain a variety of digital and analog modules. Table 2 describes these

modules in alphabetical order.

Table 2. i.MX RT1015 modules list

Block mnemonic

Block name

Subsystem

Brief description

ADC1

Analog to Digital

Converter

Analog

The ADC is a 12-bit general purpose analog to digital

converter.

AOI

And-Or-Inverter

Cross Trigger

The AOI provides a universal boolean function

generator using a four team sum of products expression

with each product term containing true or complement

values of the four selected inputs (A, B, C, D).

Arm

Arm Platform

Arm

The Arm Core Platform includes 1x Cortex-M7 core. It

also includes associated sub-blocks, such as Nested

Vectored Interrupt Controller (NVIC), Floating-Point

Unit (FPU), Memory Protection Unit (MPU), and

CoreSight debug modules.

BEE

Bus Encryption Engine

Security

On-The-Fly FlexSPI Flash Decryption

CCM

GPC

SRC

Clock Control Module,

General Power

Controller, System Reset

Controller

Clocks, Resets, and

Power Control

These modules are responsible for clock and reset

distribution in the system, and also for the system

power management.

CSU

Central Security Unit

Security

The Central Security Unit (CSU) is responsible for

setting comprehensive security policy within the i.MX

RT1015 platform.

DAP

Debug Access Port

System Control

Peripherals

The DAP provides real-time access for the debugger

without halting the core to:

• System memory and peripheral registers

• All debug configuration registers

The DAP also provides debugger access to JTAG scan

chains. The DAP module is internal to the Cortex-M7

Core Platform.

DCDC

DCDC Converter

Analog

The DCDC module is used for generating power supply

for core logic. Main features are:

• Adjustable high efficiency regulator

• Supports 3.3 V input voltage

• Supports nominal run and low power standby modes

• Supports at 0.9 ~ 1.3 V output in run mode

• Supports at 0.9 ~ 1.0 V output in standby mode

• Over current and over voltage detection

eDMA

enhanced Direct Memory

Access

System Control

Peripherals

There is an enhanced DMA (eDMA) engine and two

DMA_MUX.

• The eDMA is a 32 channel DMA engine, which is

capable of performing complex data transfers with

minimal intervention from a host processor.

• The DMA_MUX is capable of multiplexing up to 128

DMA request sources to the 32 DMA channels of

eDMA.

PIMXRT406LCVL4A Scheda tecnica(PDF) 7 Page - NXP Semiconductors

PIMXRT406LCVL4A Scheda tecnica(HTML) 7 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Scheda tecnica Scarica

Link URL