PIMXRT406LCJM4A datasheet(51/71 Pages) NXP

51 / 71 page

Electrical characteristics

i.MX RT1015 Crossover Processors Data Sheet for Industrial Products, Rev. 2, 03/2021

NXP Semiconductors

Figure 30. Minimum Sample Time Vs Ras (Cas = 10 pF)

4.8

Communication interfaces

The following sections provide the information about communication interfaces.

4.8.1

LPSPI timing parameters

The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus with master and

slave operations. Many of the transfer attributes are programmable. The following tables provide timing

characteristics for classic LPSPI timing modes.

All timing is shown with respect to 20% VDD and 80% VDD thresholds, unless noted, as well as input

signal transitions of 3 ns and a 30 pF maximum load on all LPSPI pins.

Table 45. LPSPI Master mode timing

Number

Symbol

Description

Min.

Max.

Units

Note

1fSCK

Frequency of operation

—

fperiph / 2

1 Absolute maximum frequency of operation (fop) is 30 MHz. The clock driver in the LPSPI module for fperiph must be

guaranteed this limit is not exceeded.

2tSCK

SCK period

2 x tperiph

—ns

2 tperiph = 1 / fperiph

3tLead

Enable lead time

—

tperiph

—

4tLag

Enable lag time

—

tperiph

—

5tWSCK

Clock (SCK) high or low time

tSCK / 2 - 3

—

6tSU

Data setup time (inputs)

—

7tHI

Data hold time (inputs)

—

8tV

Data valid (after SCK edge)

—

9tHO

Data hold time (outputs)

—

PIMXRT406LCJM4A Scheda tecnica(PDF) 51 Page - NXP Semiconductors

PIMXRT406LCJM4A Scheda tecnica(HTML) 51 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Scheda tecnica Scarica

Link URL