MCIMX503CVM8B datasheet(96/136 Pages) NXP

96 / 136 page

i.MX50 Applications Processors for Consumer Products, Rev. 7

Electrical Characteristics

Freescale Semiconductor

4.9.9.4

SSI Receiver Timing with External Clock

Figure 54 depicts the SSI receiver external clock timing and Table 69 lists the timing parameters for the

receiver timing with external clock.

Figure 54. SSI Receiver External Clock Timing Diagram

Table 69. SSI Receiver Timing with External Clock

Parameter

Min

Max

Unit

External Clock Operation

SS22

(Tx/Rx) CK clock period

81.4

—

SS23

(Tx/Rx) CK clock high period

—

SS24

(Tx/Rx) CK clock rise time

—

6.0

SS25

(Tx/Rx) CK clock low period

—

SS26

(Tx/Rx) CK clock fall time

—

6.0

SS28

(Rx) CK high to FS (bl) high

–10

15.0

SS30

(Rx) CK high to FS (bl) low

—

SS32

(Rx) CK high to FS (wl) high

–10

15.0

SS34

(Rx) CK high to FS (wl) low

—

SS35

(Tx/Rx) External FS rise time

—

6.0

SS36

(Tx/Rx) External FS fall time

—

6.0

SS40

SRXD setup time before (Rx) CK low

—

SS41

SRXD hold time after (Rx) CK low

—

SS24

SS34

SS35

SS30

SS28

SS26

SS25

SS23

SS40

SS22

SS32

SS36

SS41

TXC

(Input)

TXFS (bl)

(Input)

TXFS (wl)

(Input)

RXD

(Input)

MCIMX503CVM8B Scheda tecnica(PDF) 96 Page - NXP Semiconductors

MCIMX503CVM8B Scheda tecnica(HTML) 96 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL