USB7016 datasheet(49/60 Pages) MICROCHIP

49 / 60 page

 2022 Microchip Technology Inc. and its subsidiaries

DS00003740B-page 49

USB7016

9.7

Clock Specifications

The device can accept either a 25MHz crystal or a 25MHz single-ended clock oscillator input. If the single-ended clock

oscillator method is implemented, XTALO should be left unconnected and XTALI/CLK_IN should be driven with a

nominal 0-3.3V clock signal. The input clock duty cycle is 40% minimum, 50% typical and 60% maximum.

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals

(XTALI/XTALO). The following circuit design (Figure 9-8) and specifications (Table 9-11) are required to ensure proper

operation.

9.7.1

CRYSTAL SPECIFICATIONS

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals

(XTALI/XTALO). Refer to Table 9-11 for the recommended crystal specifications.

FIGURE 9-8:

25MHZ CRYSTAL CIRCUIT

TABLE 9-11:

CRYSTAL SPECIFICATIONS

Parameter

Symbol

Min

Nom

Max

Units

Notes

Crystal Cut

AT, typ

Crystal Oscillation Mode

Fundamental Mode

Crystal Calibration Mode

Parallel Resonant Mode

Frequency

Ffund

25.000

MHz

Frequency Tolerance @ 25oCFtol

±50

PPM

Frequency Stability Over Temp

Ftemp

±50

PPM

Frequency Deviation Over Time

Fage

±3 to 5

PPM

Note 7

Total Allowable PPM Budget

±100

PPM

Shunt Capacitance

5 typ

Load Capacitance

10 typ

Drive Level

100

Equivalent Series Resistance

Operating Temperature Range

Note 8

Note 9

XTALI/CLK_IN Pin Capacitance

3 typ

Note 10

XTALO Pin Capacitance

3 typ

Note 10

USB7016

XTALO

XTALI

USB7016 Scheda tecnica(PDF) 49 Page - Microchip Technology

USB7016 Scheda tecnica(HTML) 49 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Scheda tecnica Scarica

Link URL