AD9744ACP-PCBZ datasheet(7/32 Pages) AD

7 / 32 page

Data Sheet

AD9744

Rev. C | Page 7 of 32

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Figure 3. 28-Lead SOIC and TSSOP

Figure 4. 32-Lead LFCSP

Table 6. Pin Function Descriptions

SOIC/TSSOP

Pin No.

LFCSP

Pin No.

Mnemonic

Description

DB13

Most Significant Data Bit (MSB).

2 to 13

28 to 32,

1, 2, 4 to 8

DB12 to

DB1

Data Bits 12 to 1.

DB0

Least Significant Data Bit (LSB).

SLEEP

Power-Down Control Input. Active high. Contains active pull-down circuit; it may be left

unterminated if not used.

N/A

REFLO

Reference Ground when Internal 1.2 V Reference Used. Connect to ACOM for both internal

and external reference operation modes.

REFIO

Reference Input/Output. Serves as reference input when using external reference. Serves as

1.2 V reference output when using internal reference. Requires 0.1 µF capacitor to ACOM

when using internal reference.

FS ADJ

Full-Scale Current Output Adjust.

N/A

No Internal Connection.

19, 22

ACOM

Analog Common.

IOUTB

Complementary DAC Current Output. Full-scale current when all data bits are 0s.

IOUTA

DAC Current Output. Full-scale current when all data bits are 1s.

N/A

RESERVED

Reserved. Do not connect to common or supply.

17, 18

AVDD

Analog Supply Voltage (3.3 V).

MODE

Selects Input Data Format. Connect to DCOM for straight binary, DVDD for twos complement.

N/A

CMODE

Clock Mode Selection. Connect to CLKCOM for single-ended clock receiver (drive CLK+ and

float CLK−). Connect to CLKVDD for differential receiver. Float for PECL receiver (terminations

on-chip).

10, 26

DCOM

Digital Common.

DVDD

Digital Supply Voltage (3.3 V).

N/A

CLOCK

Clock Input. Data latched on positive edge of clock.

N/A

CLK+

Differential Clock Input.

N/A

CLK−

Differential Clock Input.

N/A

CLKVDD

Clock Supply Voltage (3.3 V).

N/A

CLKCOM

Clock Common.

N/A

EPAD

Exposed Pad. Connect the exposed pad thermally to a copper ground plane for enhanced

electrical and thermal performance.

NC = NO CONNECT

DB9

DB8

DB7

DB6

DB5

DB4

DB3

DB2

DB1

(LSB) DB0

CLOCK

DVDD

DCOM

MODE

AVDD

RESERVED

IOUTA

IOUTB

ACOM

FS ADJ

REFIO

REFLO

SLEEP

DB10

DB11

DB12

(MSB) DB13

AD9744

TOP VIEW

(Not to Scale)

FS ADJ

REFIO

ACOM

IOUTA

DB7

NOTES

1. CONNECT THE EXPOSED PAD THERMALLY TO A COPPER GROUND PLANE

FOR ENHANCED ELECTRICAL AND THERMAL PERFORMANCE.

DB6

DVDD

IOUTB

ACOM

AVDD

DB5

DB4

DB3

DB2

DB1

AD9744

TOP VIEW

(Not to Scale)

AD9744ACP-PCBZ Scheda tecnica(PDF) 7 Page - Analog Devices

AD9744ACP-PCBZ Scheda tecnica(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Scheda tecnica Scarica

Link URL