STWBC2-HP datasheet(21/96 Pages) STMICROELECTRONICS

21 / 96 page

Figure 26. PLL

The PLL IP is comprised by the following main blocks:

•

Input Frequency Pre-Divider IFPD

•

Phase/Frequency Detector PFD

•

Charge Pump CPUMP

•

Loop Filter LF

•

Voltage Controlled Oscillator VCO

•

Loop Frequency Divider (in which LDF is the Loop Division Factor)

•

Delay Locked Loop DLL

Table 15. PLL operating parameters

PARAMETER/FEATURES/TOPIC

VALUE

COMMENT

Input Reference Clock Frequency (ωi)

8MHz to 56MHz

Typical 16MHz from MCU (MCO/XTAL)

Input Frequency Pre-Divider Factor – IFPD (M)

1 to 32

Adjustable

Pre-Divider Output Frequency (ωm)

2.375MHz to 20MHz

Loop Frequency Divider Factor – LDF (N)

2 to 16

Adjustable

VCO Frequency (ω0)

38MHz to 70MHz

ωo =(M/N)·ωi

Delay Locked Loop Output Frequency

38MHz to 70MHz

Frequency value of the 17 phases

(CLK<16:0>)

Maximum Lock Time

30ms + 256 cycles of PFD input

frequency

PFD frequency of 8 MHz÷20 MHz

60ms + 256 cycles of PFD input

frequency

PFD frequency of 4 MHz÷8 MHz

120ms + 256 cycles of PFD input

frequency

PFD frequency of 2.375 MHz÷4 MHz

2.1.11

GPIO

The STWBC2-HP AFE includes 4 GPIO (GPIO_DRx) that can be driven from internal PWM sources (see

Section 2.2.4 ). Using the dedicated SPI registers, these GPIO can also be used as general purpose digital input

or output.

Table 16. GPIO operating parameters

PARAMETER/FEATURES/TOPIC

VALUE

COMMENT

GPIO VDD

3.3 V

LDO3V3

STWBC2-HP

Analog AFE functions

DS13825 - Rev 1.0

page 21/96

STWBC2-HP Scheda tecnica(PDF) 21 Page - STMicroelectronics

STWBC2-HP Scheda tecnica(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Scheda tecnica Scarica

Link URL