| Motore di ricerca datesheet componenti elettronici |
|
CS5320 Scheda tecnica(PDF) 42 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
CS5320 Scheda tecnica(HTML) 42 Page - Applied Micro Circuits Corporation |
|
42 / 160 page ![]() S5320 – PCI Match Maker: PCI Configuration Registers 42 DS1656 AMCC Confidential and Proprietary Revision 5.03 – June 14, 2006 Data Sheet Latency Timer Register (LAT) The latency timer defines the minimum amount of time that a bus master can retain ownership of the PCI bus. The S5320 is a target device requiring zero bus own- ership time. The register is hardwired to zero. Figure 13. Latency Timer Register Register Name: Latency Timer Address Offset: 0Dh Power-up value: 00h Boot-load: not used Attribute: Read Only Size: 8 bits 00h 0 7 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |