MPC850 datasheet(56/72 Pages) FREESCALE

Il numero della parte	MPC850

Spiegazioni elettronici	PowerQUICC™ Integrated Communications Processor Hardware Specifications

PDF	72 Pages

Scroll/Zoom	100%

Produttore elettronici	FREESCALE [Freescale Semiconductor, Inc]

Homepage	http://www.freescale.com

Logo

56 / 72 page

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

CPM Electrical Characteristics

Figure 55. Ethernet Transmit Timing Diagram

8.8

SMC Transparent AC Electrical Specifications

Figure 21 provides the SMC transparent timings as shown in Figure 56.

Table 21. Serial Management Controller Timing

Num

Characteristic

All Frequencies

Unit

Min

Max

150

SMCLKx clock period 1

The ratio SyncCLK/SMCLKx must be greater or equal to 2/1.

100.00

—

151

SMCLKx width low

50.00

—

151a

SMCLKx width high

50.00

—

152

SMCLKx rise/fall time

—

15.00

153

SMTXDx active delay (from SMCLKx falling edge)

10.00

50.00

154

SMRXDx/SMSYNx setup time

20.00

—

155

SMRXDx/SMSYNx hold time

5.00

—

TCLKx

128

TxDx

(Output)

128

TENA(RTSx)

(Input)

NOTES:

Transmit clock invert (TCI) bit in GSMR is set.

If RENA is deasserted before TENA, or RENA is not asserted at all during transmit, then the

CSL bit is set in the buffer descriptor at the end of the frame transmission.

RENA(CDx)

(Input)

133

134

132

131

130

129

(NOTE 2)

MPC850 Scheda tecnica(PDF) 56 Page - Freescale Semiconductor, Inc

MPC850 Scheda tecnica(HTML) 56 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Scheda tecnica Scarica

Link URL