Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

STE10A Scheda tecnica(PDF) 13 Page - STMicroelectronics

Il numero della parte STE10A
Spiegazioni elettronici  PCI 10/100 Ethernet controller with integrated PHY (3.3V)
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STE10A Scheda tecnica(HTML) 13 Page - STMicroelectronics

Back Button STE10A Datasheet HTML 9Page - STMicroelectronics STE10A Datasheet HTML 10Page - STMicroelectronics STE10A Datasheet HTML 11Page - STMicroelectronics STE10A Datasheet HTML 12Page - STMicroelectronics STE10A Datasheet HTML 13Page - STMicroelectronics STE10A Datasheet HTML 14Page - STMicroelectronics STE10A Datasheet HTML 15Page - STMicroelectronics STE10A Datasheet HTML 16Page - STMicroelectronics STE10A Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 82 page
background image
STE10/100A
Functional description
13/82
3.2
Network packet buffer management
3.2.1
Descriptor structure types
During normal network transmit operations, the STE10/100A transfers the data packets
from transmit buffers in the host’s memory to the STE10/100A’s transmit FIFO. For receive
operations, the STE10/100A transfers the data packet from its receive FIFO to receive
buffers in the host’s memory. The STE10/100A makes use of descriptors, data structures
which are built in host memory and contain pointers to the transmit and receive buffers and
maintain packet and frame parameters, status, and other information vital to controlling
network operation.
There are two types of structures employed to group descriptors, the Ring and the Chain,
both supported by the STE10/100A and shown below. The selection of structure type is
controlled by RCH (RDES1 bit 24) and TCH (TDES1 bit 24).
The transmit and receive buffers reside in the host’s memory. Any buffer can contain either a
complete or partial packet. A buffer may not contain more than one packet.
Ring structure
There are two buffers per descriptor in the ring structure. Support receive early interrupt.
Figure 5.
Frame buffer ring structure
own
Data buffer
Length 1
Data
Data
Length 2
Buffer1 pointer
Buffer2 pointer
Length 2 Length 1
Descriptor
.
.
.
.
.
.
.
Descriptor pointer
CSR3 or CSR4
End of ring
PC00350



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com