Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ADRF5700BCCZN-R7 Scheda tecnica(PDF) 14 Page - Analog Devices

Il numero della parte ADRF5700BCCZN-R7
Spiegazioni elettronici  46 dB, 2 dB LSB, 5-Bit, Silicon Digital Attenuator, 100 MHz to 22 GHz
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

ADRF5700BCCZN-R7 Scheda tecnica(HTML) 14 Page - Analog Devices

Back Button ADRF5700BCCZN-R7 Datasheet HTML 8Page - Analog Devices ADRF5700BCCZN-R7 Datasheet HTML 9Page - Analog Devices ADRF5700BCCZN-R7 Datasheet HTML 10Page - Analog Devices ADRF5700BCCZN-R7 Datasheet HTML 11Page - Analog Devices ADRF5700BCCZN-R7 Datasheet HTML 12Page - Analog Devices ADRF5700BCCZN-R7 Datasheet HTML 13Page - Analog Devices ADRF5700BCCZN-R7 Datasheet HTML 14Page - Analog Devices ADRF5700BCCZN-R7 Datasheet HTML 15Page - Analog Devices ADRF5700BCCZN-R7 Datasheet HTML 16Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 14 / 16 page
background image
Data Sheet
ADRF5700
THEORY OF OPERATION
analog.com
Rev. 0 | 14 of 16
PARALLEL MODE INTERFACE
The ADRF5700 has five digital control inputs, D2 (LSB) to D6
(MSB), to select the desired attenuation state in parallel mode, as
shown in Table 8.
There are two modes of parallel operation: direct and latched.
Direct Parallel Mode
To enable direct parallel mode, keep the LE pin high. To change the
attenuation state, use the control voltage inputs (D2 to D6) directly.
Direct parallel mode is for manual control of the attenuator.
Latched Parallel Mode
To enable latched parallel mode, the LE pin must be kept low when
changing the control voltage inputs (D2 to D6) to set the attenuation
state. When the desired state is set, toggle LE high to transfer
the 5-bit data to the bypass switches of the attenuator array, and
then toggle LE low to latch the change into the device until the
next desired attenuation change (see Figure 24 and the Timing
Specifications section for additional information).
Figure 24. Latched Parallel Mode Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com