AD9910SLASHPCBZ datasheet(57/60 Pages) AD

57 / 60 page

AD9910

Rev. 0 | Page 57 of 60

I/O Update Rate Register

Address 0x04, 4 bytes are assigned to this register. This register is effective without the need for an I/O update.

Table 21. Bit Descriptions for I/O Update Rate Register

Bit(s)

Descriptor

Explanation

31:0

I/O Update Rate

Ineffective unless CFR2<23> = 1. This 32-bit number controls the automatic I/O update

rate (see the Automatic I/O Update section for details). Default is 0xFFFFFFFF.

Frequency Tuning Word Register (FTW)

Address 0x07, 4 bytes are assigned to this register.

Table 22. Bit Descriptions for FTW Register

Bit(s)

Descriptor

Explanation

31:0

Frequency Tuning Word

32-bit frequency tuning word.

Phase Offset Word Register (POW)

Address 0x08, 2 bytes are assigned to this register.

Table 23. Bit Descriptions for POW Register

Bit(s)

Descriptor

Explanation

15:0

Phase Offset Word

16-bit phase offset word.

Amplitude Scale Factor Register (ASF)

Address 0x09, 4 bytes are assigned to this register.

Table 24. Bit Descriptions for ASF Register

Bit(s)

Descriptor

Explanation

31:16

Amplitude Ramp Rate

16-bit amplitude ramp rate value. Effective only if CFR1<9:8> = 112; see the Output Shift

Keying (OSK) section for details.

15:2

Amplitude Scale Factor

14-bit amplitude scale factor.

1:0

Amplitude Step Size

Effective only if CFR1<9:8> = 112; see the Output Shift Keying (OSK) section for details.

AD9910/PCBZ Scheda tecnica(PDF) 57 Page - Analog Devices

AD9910/PCBZ Scheda tecnica(HTML) 57 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Scheda tecnica Scarica

Link URL