Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SC2000 Scheda tecnica(PDF) 25 Page - NXP Semiconductors

Il numero della parte SC2000
Spiegazioni elettronici  Universal Timeslot Interchange
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC2000 Scheda tecnica(HTML) 25 Page - NXP Semiconductors

Back Button SC2000 Datasheet HTML 21Page - NXP Semiconductors SC2000 Datasheet HTML 22Page - NXP Semiconductors SC2000 Datasheet HTML 23Page - NXP Semiconductors SC2000 Datasheet HTML 24Page - NXP Semiconductors SC2000 Datasheet HTML 25Page - NXP Semiconductors SC2000 Datasheet HTML 26Page - NXP Semiconductors SC2000 Datasheet HTML 27Page - NXP Semiconductors SC2000 Datasheet HTML 28Page - NXP Semiconductors SC2000 Datasheet HTML 29Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 44 page
background image
2000 Sep 07
25
Philips Semiconductors
Preliminary specification
Universal Timeslot Interchange
SC2000
Table 6.Local Bus Interface Timing — PEB Resource Module Without Switching
Symbol
Parameter
Min
Typ
Max
Unit
t1a
CLKR, L_CLKT high time (1.544 Mbps)
323
ns
t1b
CLKR, L_CLKT high time (2.048 Mbps)
244
ns
t2a
CLKR, L_CLKT low time (1.544 Mbps)
323
ns
t2b
CLKR, L_CLKT low time (2.048 Mbps)
244
ns
t3a
CLKR, L_CLKT period (1.544 Mbps)
647
ns
t3b
CLKR, L_CLKT period (2.048 Mbps)
488
ns
t4
SO_CLK
↑delay from CLKR↑
35
ns
t5
SO_CLK
↓delay from CLKR↓
35
ns
t6
SO_FS
↑delay from FSYNCR↑
35
ns
t7
SO_FS
↓delay from FSYNCR↓
35
ns
t8
SO_MS
↑delay from MSYNCR↑
35
ns
t9
SO_MS
↓delay from MSYNCR↓
35
ns
t10
SO delay from SERR
35
ns
t11
SI_CLK
↑delay from L_CLKT ↑
35
ns
t12
SI_CLK
↓delay from L_CLKT ↓
35
ns
t13
L_FSYNCT setup to L_CLKT
5
ns
t14
L_FSYNCT hold from L_CLKT
15
ns
t15
SI_FS
↑delay from L_FSYNCT↑
35
ns
t16
SI_FS
↓delay from L_FSYNCT↓
35
ns
t17
SI_MS
↑delay from L_MSYNCT ↑
35
ns
t18
SI_MS
↓delay from L_MSYNCT ↓
35
ns
t19
L_SERT enable delay from L_CLKT
70
ns
t20
L_SERT delay from SI
60
ns
t21
L_SERT disable delay from L_CLKT
70
ns
t22
L_TSX*
↓ delay from L_CLKT↑
35
ns
t23
L_TSX*
↑ delay from L_CLKT↑
70
ns
Notes:
1. Timing measured with 100 pF load on all Local Bus outputs, 200 pF 220/330
Ω termination on all PEB outputs. Open collector low to high transitions
include 43 ns delay from hi-Z to 2.4 V.
2. L_TSX* occurs on time slot boundaries.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com