Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

SC2000 Scheda tecnica(PDF) 32 Page - NXP Semiconductors

Il numero della parte SC2000
Spiegazioni elettronici  Universal Timeslot Interchange
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC2000 Scheda tecnica(HTML) 32 Page - NXP Semiconductors

Back Button SC2000 Datasheet HTML 28Page - NXP Semiconductors SC2000 Datasheet HTML 29Page - NXP Semiconductors SC2000 Datasheet HTML 30Page - NXP Semiconductors SC2000 Datasheet HTML 31Page - NXP Semiconductors SC2000 Datasheet HTML 32Page - NXP Semiconductors SC2000 Datasheet HTML 33Page - NXP Semiconductors SC2000 Datasheet HTML 34Page - NXP Semiconductors SC2000 Datasheet HTML 35Page - NXP Semiconductors SC2000 Datasheet HTML 36Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 44 page
background image
2000 Sep 07
32
Philips Semiconductors
Preliminary specification
Universal Timeslot Interchange
SC2000
Figure 10. CLK_IN, SYNC_IN — SCbus Mode (CLK_IN Divider
≥4)
Table 10. CLK_IN, SYNC_IN — SCbus Mode (CLK_IN Divider
≥ 4)
Symbol
Parameter
Min
Typ
Max
Unit
t1
CLK_IN period
122
ns
t2
CLK_IN high time
61
ns
t3
CLK_IN low time
61
ns
t4
SYNC_IN low setup to CLK_IN
↓ (PEB conventional)
10
ns
t5
SYNC_IN low hold from CLK_IN
↓ (PEB conventional)
10
ns
t6
SYNC_IN high setup to CLK_IN
↓ (PEB conventional)
10
ns
t7
SYNC_IN high hold from CLK_IN
↓ (PEB conventional)
10
ns
t8
SYNC_IN setup to CLK_IN
↓ (ST-BUS)
10
ns
t9
SYNC_IN hold from CLK_IN
↓ (ST-BUS)
10
ns
t10a
SCLKx2*
↓ delay from CLK_IN↑ (PEB conventional)
25
ns
t10b
SCLKx2*
↓ delay from CLK_IN↓ (ST-BUS)
25
ns
t11a
SCLKx2*
↑ delay from CLK_IN ↑ (PEB conventional)
25
ns
t11b
SCLKx2*
↑ delay from CLK_IN↓ (ST-BUS)
25
ns
t12a
SCLK
↑ delay from CLK_IN↑ (PEB conventional)
25
ns
t12b
SCLK
↑ delay from CLK_IN ↓ (ST-BUS)
25
ns
t13a
SCLK
↓ delay from CLK_IN ↑ (PEB conventional)
25
ns
t13b
SCLK
↓ delay from CLK_IN ↓ (ST-BUS)
25
ns
t14
FSYNC*
↓ delay from SCLKx2*↑
30
ns
t15
FSYNC*
↑ delay from SCLKx2*↑
30
ns
Note:
1. Timing measured with 200 pF load on all SCbus outputs.
t1
t2
t3
t1
t2
t3
t4
t5
t6
t7
t8
t9
t10a
t10b
t11a
t11b
t12a
t12b
t13a
t13b
t14
t15
CLK_IN (Conventional)
SYNC_IN (Conventional)
CLK_IN (ST-BUS)
SYNC_IN (ST-BUS)
SCLKX2*
SCLK
FSYNC*



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com