Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

TDA8764ATS/6 Scheda tecnica(PDF) 8 Page - NXP Semiconductors

Il numero della parte TDA8764ATS/6
Spiegazioni elettronici  10-bit high-speed low-power ADC
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8764ATS/6 Scheda tecnica(HTML) 8 Page - NXP Semiconductors

Back Button TDA8764ATS/6 Datasheet HTML 4Page - NXP Semiconductors TDA8764ATS/6 Datasheet HTML 5Page - NXP Semiconductors TDA8764ATS/6 Datasheet HTML 6Page - NXP Semiconductors TDA8764ATS/6 Datasheet HTML 7Page - NXP Semiconductors TDA8764ATS/6 Datasheet HTML 8Page - NXP Semiconductors TDA8764ATS/6 Datasheet HTML 9Page - NXP Semiconductors TDA8764ATS/6 Datasheet HTML 10Page - NXP Semiconductors TDA8764ATS/6 Datasheet HTML 11Page - NXP Semiconductors TDA8764ATS/6 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 24 page
background image
2000 Jul 03
8
Philips Semiconductors
Product specification
10-bit high-speed low-power ADC
TDA8764A
Reference voltages for the resistor ladder; see Table 1
VRB
reference voltage BOTTOM
1.2
1.3
2.2
V
VRT
reference voltage TOP
3.4
3.7
VCCA − 0.8
V
Vdiff(ref)
differential reference voltage
VRT − VRB
2.2
2.4
3.2
V
Iref
reference current
Vdiff = 2.4 V
17.6
mA
RLAD
resistor ladder
136
−Ω
TCRLAD
temperature coefficient of the
resistor ladder
1860
ppm
253
m
Ω/K
Voffset(B)
offset voltage BOTTOM
Vdiff = 2.4 V; note 3
200
mV
Voffset(T)
offset voltage TOP
Vdiff = 2.4 V; note 3
190
mV
VI(p-p)
analog input voltage
(peak-to-peak value)
Vdiff = 2.4 V; note 4
1.95
2.01
2.10
V
Outputs
PINS D9 TO D0 AND IR (REFERENCED TO OGND)
VOL
LOW-level output voltage
IOL = 1 mA
0
0.5
V
VOH
HIGH-level output voltage
IOH = −1mA
VCCO − 0.5 −
VCCO
V
IOZ
output current in 3-state mode
0.5 V < VO <VCCO
−20
+20
µA
Switching characteristics
PIN CLK; see Fig.5; note 1
fclk(max)
maximum clock frequency
60
−−
MHz
tCPH
clock pulse width HIGH
Tamb =25 °C
7.0
−−
ns
tCPL
clock pulse width LOW
Tamb =25 °C
3.5
−−
ns
Analog signal processing
LINEARITY
INL
integral non-linearity
fclk = 60 MHz; ramp input
−±0.8
±2
LSB
DNL
differential non-linearity
fclk = 60 MHz; ramp input;
no missing code
−±0.35 ±0.9
LSB
Eoffset
offset error
middle code
−±1
LSB
EG
gain error (from device to device) note 5
−±0.5
%
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com