DSP56303 datasheet(258/292 Pages) FREESCALE

258 / 292 page

DSP56303 User’s Manual, Rev. 2

B-14

Freescale Semiconductor

Programming Reference

Figure B-5. Bus Control Register (BCR)

Bus Interface Unit

Bus Control Register (BCR)

Reset = $1FFFFF

Bus State, Bit 21

0 = DSP is not bus master

Area 0 Wait Control, Bits 4– 0

Default Area Wait Control, Bits 20–16

1 = DSP is bus master

Area 3 Wait Control, Bits 15–13

Area 2 Wait Control, Bits 12–10

Bus Request Hold, Bit 23

0 = BR pin is asserted only for attempted

1 = BR pin is always asserted

or pending access

NOTE: All BCR bits are read/write control bits.

These read/write control bits define

the number of wait states inserted

into each external SRAM access to

the designated area. The value of

these bits should not be programmed

as zero.

Area 1 Wait Control, Bits 9–5

Application:

Date:

Programmer:

Sheet 1 of 2

Bits

Bit Name

# of Wait States

20–16

BDFW[4–0]

0–31

15–13

BA3W[2–0]

0–7

12–10

BA2W[2–0]

0–7

9–5

BA1W[4–0]

0–31

4–0

BA0W[4–0]

0–31

15 14 13 12 11 10

987654

3210

19 18 17 16

23 22 21 20

BRH

BBS

BDFW[4–0]

BA3W[2–0]

BA2W[2–0]

BA1W[4–0]

BA0W[4–0]

X:$FFFFFB Read/Write

* = Reserved, Program as 0

DSP56303 Scheda tecnica(PDF) 258 Page - Freescale Semiconductor, Inc

DSP56303 Scheda tecnica(HTML) 258 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL