TMP93CS41 datasheet(32/248 Pages) TOSHIBA

32 / 248 page

TMP93CS40/TMP93CS41

2004-02-10

93CS40-30

4. STOP mode

The STOP mode is selected to stop all internal circuits including the internal

oscillator.

The pin status in the STOP mode depends on the setting of a bit in the watchdog

timer mode register WDMOD<DRVE>. (See Table 3.3.8 for setting of

WDMOD<DRVE>.) Table 3.3.8 summarizes the state of these pins in the STOP mode.

The STOP mode is released by external interrupts (NMI, INT0). When the STOP

mode is released, the system clock output starts after the warm-up time required to

attain stable oscillation.

The warm-up time can be set using WDMOD<WARM>. See the example of warm-up

time setting (Table 3.3.7).

In a system which supplies a stable clock signal generated by an external oscillator,

the warm-up time can be reduced by using the setting of T45CR<QCU>.

Figure 3.3.8 illustrates the timing for releasing the halt state by interrupts during

the STOP mode.

Figure 3.3.8 Timing Chart of Halt State Release by Interrupts in STOP Mode

Table 3.3.7 Example of Warm-up Time after Releasing the STOP Mode

Warm-up Time [ms]

Clock Operation

Frequency after the

STOP Mode is

Released

WDMOD<WARM>

= 0WDMOD<WARM> = 1

Clock

Frequency

0.8192

3.2768

fc/2

1.6384

6.5536

fc/4

3.2768

13.1072

fc/8

6.5536

26.2144

fc/16

13.1072

52.4288

= 20 MHz

500

2000

= 32.768 kHz

Address

+ 2

Address

Data

Address

Data

CLK

A0 to A23

ALE

AD0 to AD15

INT0

(Level)

INT0

(Rising edge)

STOP

mode

Warm-up

time

NMI

TMP93CS41 Scheda tecnica(PDF) 32 Page - Toshiba Semiconductor

TMP93CS41 Scheda tecnica(HTML) 32 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL