TMP86FS49AIUG datasheet(86/296 Pages) TOSHIBA

86 / 296 page

Page 70

6. Watchdog Timer (WDT)

6.3 Address Trap

TMP86FS49AIUG

6.3

Address Trap

The Watchdog Timer Control Register 1 and 2 share the addresses with the control registers to generate address

traps.

6.3.1

Selection of Address Trap in Internal RAM (ATAS)

WDTCR1<ATAS> specifies whether or not to generate address traps in the internal RAM area. To execute

an instruction in the internal RAM area, clear WDTCR1<ATAS> to “0”. To enable the WDTCR1<ATAS>

setting, set WDTCR1<ATAS> and then write D2H to WDTCR2.

Executing an instruction in the SFR or DBR area generates an address trap unconditionally regardless of the

setting in WDTCR1<ATAS>.

6.3.2

Selection of Operation at Address Trap (ATOUT)

When an address trap is generated, either the interrupt request or the reset request can be selected by

WDTCR1<ATOUT>.

6.3.3

Address Trap Interrupt (INTATRAP)

While WDTCR1<ATOUT> is “0”, if the CPU should start looping for some cause such as noise and an

attempt be made to fetch an instruction from the on-chip RAM (while WDTCR1<ATAS> is “1”), DBR or the

SFR area, address trap interrupt (INTATRAP) will be generated.

An address trap interrupt is a non-maskable interrupt which can be accepted regardless of the interrupt mas-

ter flag (IMF).

When an address trap interrupt is generated while the other interrupt including a watchdog timer interrupt is

already accepted, the new address trap is processed immediately and the previous interrupt is held pending.

Therefore, if address trap interrupts are generated continuously without execution of the RETN instruction, too

many levels of nesting may cause a malfunction of the microcontroller.

To generate address trap interrupts, set the stack pointer beforehand.

Watchdog Timer Control Register 1

WDTCR1

(0034H)

ATAS

ATOUT

(WDTEN)

(WDTT)

(WDTOUT)

(Initial value: **11 1001)

ATAS

Select address trap generation in

the internal RAM area

0: Generate no address trap

1: Generate address traps (After setting ATAS to “1”, writing the control code

D2H to WDTCR2 is reguired)

Write

only

ATOUT

Select opertion at address trap

0: Interrupt request

1: Reset request

Watchdog Timer Control Register 2

WDTCR2

(0035H)

543

(Initial value: **** ****)

WDTCR2

Write

Watchdog timer control code

and address trap area control

code

D2H: Enable address trap area selection (ATRAP control code)

4EH: Clear the watchdog timer binary counter (WDT clear code)

B1H: Disable the watchdog timer (WDT disable code)

Others: Invalid

Write

only

TMP86FS49AIUG Scheda tecnica(PDF) 86 Page - Toshiba Semiconductor

TMP86FS49AIUG Scheda tecnica(HTML) 86 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL