| Motore di ricerca datesheet componenti elettronici |
|
ST10F271E Scheda tecnica(PDF) 79 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F271E Scheda tecnica(HTML) 79 Page - STMicroelectronics |
|
79 / 180 page ![]() ST10F271B/ST10F271E Watchdog timer 79/180 19 Watchdog timer The Watchdog Timer is a fail-safe mechanism which prevents the microcontroller from malfunctioning for long periods of time. The Watchdog Timer is always enabled after a reset of the chip and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Therefore, the chip start-up procedure is always monitored. The software must be designed to service the watchdog timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the watchdog timer overflows and generates an internal hardware reset. It pulls the RSTOUT pin low in order to allow external hardware components to be reset. Each of the different reset sources is indicated in the WDTCON register: ● Watchdog Timer Reset in case of an overflow ● Software Reset in case of execution of the SRST instruction ● Short, Long and Power-On Reset in case of hardware reset (and depending of reset pulse duration and RPD pin configuration) The indicated bits are cleared with the EINIT instruction. The source of the reset can be identified during the initialization phase. The Watchdog Timer is 16-bit, clocked with the system clock divided by 2 or 128. The high Byte of the watchdog timer register can be set to a pre-specified reload value (stored in WDTREL). Each time it is serviced by the application software, the high byte of the watchdog timer is reloaded. For security, rewrite WDTCON each time before the watchdog timer is serviced The Table 46 and Table 47 show the watchdog time range for 40 MHz and 64 MHz CPU clock respectively. Table 46. WDTREL reload value (fCPU = 40 MHz) Reload value in WDTREL Prescaler for fCPU = 40 MHz 2 (WDTIN = ‘0’) 128 (WDTIN = ‘1’) FFh 12.8 µs819.2µs 00h 3.277ms 209.7ms Table 47. WDTREL reload value (fCPU = 64 MHz) Reload value in WDTREL Prescaler for fCPU = 64 MHz 2 (WDTIN = ‘0’) 128 (WDTIN = ‘1’) FFh 8 µs512µs 00h 2.048ms 131.1ms |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |