Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

DAC7644EB Scheda tecnica(PDF) 20 Page - Texas Instruments

Il numero della parte DAC7644EB
Spiegazioni elettronici  16-Bit, Quad Voltage Output DIGITAL-TO-ANALOG CONVERTER
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI2 [Texas Instruments]
Homepage  https://www.ti.com
Logo TI2 - Texas Instruments

DAC7644EB Scheda tecnica(HTML) 20 Page - Texas Instruments

Back Button DAC7644EB Datasheet HTML 16Page - Texas Instruments DAC7644EB Datasheet HTML 17Page - Texas Instruments DAC7644EB Datasheet HTML 18Page - Texas Instruments DAC7644EB Datasheet HTML 19Page - Texas Instruments DAC7644EB Datasheet HTML 20Page - Texas Instruments DAC7644EB Datasheet HTML 21Page - Texas Instruments DAC7644EB Datasheet HTML 22Page - Texas Instruments DAC7644EB Datasheet HTML 23Page - Texas Instruments DAC7644EB Datasheet HTML 24Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 27 page
background image
20
®
DAC7644
DIGITAL TIMING
Figure 14 and Table II provide detailed timing for the digital
interface of the DAC7644.
DIGITAL INPUT CODING
The DAC7644 input data is in Straight Binary format. The
output voltage is given by Equation 1.
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNITS
tRCS
CS LOW for Read
150
ns
tRDS
R/W HIGH to CS LOW
10
ns
tRDH
R/W HIGH after CS HIGH
10
ns
tDZ
CS HIGH to Data Bus in High Impedance
10
100
ns
tCSD
CS LOW to Data Bus Valid
100
150
ns
tWCS
CS LOW for Write
40
ns
tWS
R/W LOW to CS LOW
0
ns
tWH
R/W LOW after CS HIGH
10
ns
tAS
Address Valid to CS LOW
0
ns
tAH
Address Valid after CS HIGH
10
ns
tLS
CS LOW to LOADDACS HIGH
30
ns
tLH
CS LOW after LOADDACS HIGH
100
ns
tLX
LOADDACS HIGH
100
ns
tDS
Data Valid to CS LOW
0
ns
tDH
Data Valid after CS HIGH
10
ns
tLWD
LOADDACS LOW
100
ns
tSS
RSTSEL Valid Before RESET HIGH
0
ns
tSH
RSTSEL Valid After RESET HIGH
200
ns
tRSS
RESET LOW Before RESET HIGH
10
ns
tRSH
RESET LOW After RESET HIGH
10
ns
tS
Settling Time
10
µs
TABLE II. Timing Specifications (TA = –40°C to +85°C).
t
RCS
CS
t
RDS
t
RDH
t
AS
t
CSD
t
DZ
t
AH
R/W
A0/A1
Data Out
Data Valid
t
WCS
CS
t
WS
t
AS
t
AH
t
WH
R/W
A0/A1
t
LS
t
LWD
t
LH
t
S
±0.003% of FSR
Error Band
±0.003% of FSR
Error Band
t
LX
LOADDACS
t
DS
t
DH
Data In
V
OUT
Data Read Timing
Data Write Timing
t
RSH
RST
V
OUT,RESET SEL LOW
+FS
–FS
t
SS
t
SH
RESET SEL
V
OUT,RESET SEL HIGH
MS
+FS
–FS
DAC7644 Reset Timing
t
RSS
where N is the digital input code. This equation does not
include the effects of offset (zero-scale) or gain (full-scale)
errors.
FIGURE 14. Digital Input and Output Timing.
(1)
VV
L
VH
V
L
N
OUT
REF
REF
REF
=+ ()
–•
,
65 536



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com