Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ADS1610IPAPR.B Scheda tecnica(PDF) 16 Page - Texas Instruments

Il numero della parte ADS1610IPAPR.B
Spiegazioni elettronici  16-Bit, 10 MSPS ANALOG-TO-DIGITAL CONVERTER
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI2 [Texas Instruments]
Homepage  https://www.ti.com
Logo TI2 - Texas Instruments

ADS1610IPAPR.B Scheda tecnica(HTML) 16 Page - Texas Instruments

Back Button ADS1610IPAPR.B Datasheet HTML 12Page - Texas Instruments ADS1610IPAPR.B Datasheet HTML 13Page - Texas Instruments ADS1610IPAPR.B Datasheet HTML 14Page - Texas Instruments ADS1610IPAPR.B Datasheet HTML 15Page - Texas Instruments ADS1610IPAPR.B Datasheet HTML 16Page - Texas Instruments ADS1610IPAPR.B Datasheet HTML 17Page - Texas Instruments ADS1610IPAPR.B Datasheet HTML 18Page - Texas Instruments ADS1610IPAPR.B Datasheet HTML 19Page - Texas Instruments ADS1610IPAPR.B Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 29 page
background image
www.ti.com
101
100
10−1
10−2
10−3
10−4
10−5
30
35
40
45
50
55
Settling Time (DRDY cycles)
60
IMPULSE RESPONSE
ADS1610
1
CLK
SYNC
Clock
ADS1610
2
CLK
SYNC
Synchronized
Settled
Data
Settled
Data
DRDY1
DRDY
DOUT[15:0]1
DOUT[15:0]
t
11
DOUT[15:0]2
DOUT[15:0]2
DRDY2
DRDY2
SYNC
DRDY1
DOUT[15:0]1
CLK
SYNC
DRDY
DOUT[15:0]
SETTLING TIME
1.0
0.8
0.6
0.4
0.2
0
−0.2
−0.4
0
10
20
30
40
50
60
Time (DRDY cycles)
ADS1610
SBAS344C – AUGUST 2005 – REVISED OCTOBER 2006
Figure 32 shows the settling error as a function of
time for a full-scale signal step applied at t = 0, with
MODE = 00 (See Table 4). This figure uses DRDY
cycles for the ADS1610 for the time scale (X-axis).
After 55 DRDY cycles, the settling error drops below
0.001%. For fCLK = 60MHz, this corresponds to a
settling time of 5.5
µs.
Figure 32. Settling Time
Figure 33 plots the normalized response for an input
applied at t = 0, with MODE = 00. The X-axis units of
time are DRDY cycles for the ADS1610. As shown in
Figure 33, the peak of the impulse takes 30 DRDY
cycles to propagate to the output. For fCLK = 60 MHz,
a DRDY
cycle
is
0.1
µs in duration and the
propagation time (or group delay) is 30 × 0.1
µs =
Figure 31. Synchronizing Multiple Converters
3.0
µs.
The settling time is an important consideration when
measuring signals with large steps or when using a
multiplexer in front of the analog inputs. The
ADS1610
digital
filter
requires
time
for
an
instantaneous change in signal level to propagate to
the output.
Be sure to allow the filter time to settle after applying
a large step in the input signal, switching the channel
on a multiplexer placed in front of the inputs,
resetting the ADS1610, or exiting the power-down
mode.
Figure 33. Impulse Response
16
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com