L9965T datasheet(23/62 Pages) STMICROELECTRONICS

23 / 62 page

5.3.1

Diagnostic functions

Table 16. Analog BIST diagnostics

Fault

type

Assertion condition

IC reaction to assertion

Release

condition

Maskable

Analog

BIST

failure

•

VB_UV or

•

V3V3 OV or

•

V5V UV or

•

V5V OV

comparator fail in NORMAL.

•

V3V3 OV or

•

V5V UV or

•

V5V OV or

•

GND LOSS

comparator FAIL in

CYCLIC_WAKEUP

•

BIST_ANA_FAIL = 1 in

GEN_STATUS3

•

The FLT pin and the SPI

FAULT is asserted in

NORMAL if

MSK_BIST_ANA_FAIL = 0 in

GEN_CFG3

Clear on

read

•

BIST_ANA_FAIL status bit

non maskable

•

FLT pin and SPI FAULT

maskable by bit

MSK_BIST_ANA_FAIL in

GEN_CFG3

5.4

Thermal shutdown

The device embeds a thermal sensor and shut-down comparator to protect, in case of short to GND, the following

pins:

•

V5V pin (see Section 5.2.4)

•

WKP driver circuit (see Section 5.9.3).

Thermal shutdown feature is enabled only after V5V regulator has completed the power-up phase.

5.4.1

Diagnostic functions

When both thermal shutdown and V5V overcurrent are detected concurrently, V5V regulator is immediately

disabled and IC moves to DEEPSLEEP state; after a new successful power-up, the V5V_OT flag set is still

readable to the user, as this bit only is not cleared in DEEPSLEEP mode.

When thermal shutdown is detected concurrently to WKP_ERR detection (see Section 5.9), a fault is detected

and WKP driver is immediately disabled, it can be re-engaged if the fault condition is removed.

Table 17. Thermal shutdown diagnostics

Fault

type

Assertion

condition

IC reaction to assertion

Release condition

IC reaction

to status

bit clear

Maskable

TSD

TJ>TTH_TSD_V5V

for t> tFLT_TSD_V5V

•

TSD = 1 in

GEN_STATUS3

•

The FLT pin and the

SPI FAULT is asserted

in NORMAL if

MSK_TSD=0 in

GEN_CFG3

Clear on read if

TJ<TTH_TSD_V5V-

TTH_HYS_TSD_V5V

for t>tFLT_TSD_V5V

•

TSD status bit non

maskable

•

FLT pin and SPI

FAULT maskable

by bit MSK_TSD in

GEN_CFG3

V5V OT

V5V_OC = 1 and

TSD = 1

•

V5V_OT = 1 in

GEN_STATUS1

•

V5V regulator is

disabled

•

Transition to DEEP

SLEEP state

Clear on read after

successful power-

Non maskable

L9965T/L9965TS

Functional description

DS14987 - Rev 1

page 23/62

L9965T Scheda tecnica(PDF) 23 Page - STMicroelectronics

L9965T Scheda tecnica(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Scheda tecnica Scarica

Link URL