| Motore di ricerca datesheet componenti elettronici |
|
L9965TS Scheda tecnica(PDF) 31 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9965TS Scheda tecnica(HTML) 31 Page - STMicroelectronics |
|
31 / 62 page ![]() Symbol Parameter Test condition Min Typ Max Unit PIN NCS RIN_PD Input pulldown resistor. Applies to SCK, SDI 0.4 1 1.6 MΩ SCLK SDI RIN_PU Input pullup resistor. Applies to NCS 0.4 1 1.6 MΩ NCS 5.7.2 Isolated Vertical Interface (VIF) The IC integrates communication ports to interface up to NVIF_STACK devices in daisy chain by isolated cables twisted pair (VIF). The VIF supports capacitive to capacitive, transformer to transformer, transformer to capacity and vice-versa communication isolation in single access or dual ring daisy-chain for enhanced safety. The VIF receiver port is always enabled, regardless of the device operating state, and the sensitivity to received commands depends upon the device state as reported in Table 31 below. Table 31. VIF receiver sensitivity FSM State Received commands Effect DEEP SLEEP/CYCLIC COUNT • FAULT/WAKEUP tone • CYCLIC_WAKEUP tone FSM transition CYCLIC_WAKEUP • FAULT/WAKEUP tone • CYCLIC_WAKEUP tone FSM transition NORMAL VIF frames Functional operations For the FAULT/WAKEUP tone, see Section 5.8.3.8 and for the CYCLIC_WAKEUP tone, see Section 5.8.3.7. The VIF transmitter is enabled according to the GENERAL_REG.ISO_TX_EN configuration bit and to the device state, as listed in the following table: Table 32. VIF Transmitter (TX) Interface enable conditions VIF_ID FSM_STATE ISO_TX_EN ISO TX state Note 0 Any x Disabled Addressing procedure required (see Section 5.8.1) ≠0 DEEPSLEEP CYCLIC_COUNT x Disabled X CYCLIC_WAKEUP x Enabled When device is in sender mode to send the CYCLIC_WAKEUP tone ≠0 NORMAL 0 Disabled ≠0 NORMAL 1 Enabled (default at POR_MAIN) In a VIF port, both positive and negative terminals are biased to a VVIF_CM common mode voltage, and the information is encoded in the differential signal by a proprietary protocol with the following logic, where each bit lasts TVIF_BIT: • A negative to positive transition indicates a logic ‘0’ • A positive to negative transition indicates a logic ‘1’ A VIF frame is normally composed of 40 bits. If it is a compressed frame (Compressed = 1) it may be longer than 40 bits, in this case the device decompress it and fill the RX FIFO with the corresponding 40-bit decompressed frames. Signals at the ISO port terminals are normally in the VVIF_CM ± (V5V/2) range, as shown in Figure 11 below. L9965T/L9965TS Functional description DS14987 - Rev 1 page 31/62 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |