Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SAP5SD-B-G1-R Scheda tecnica(PDF) 43 Page - Renesas Technology Corp

Il numero della parte SAP5SD-B-G1-R
Spiegazioni elettronici  AS-Interface Spec. V3.0 Compliant Universal AS-i IC
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SAP5SD-B-G1-R Scheda tecnica(HTML) 43 Page - Renesas Technology Corp

Back Button SAP5SD-B-G1-R Datasheet HTML 39Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 40Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 41Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 42Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 43Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 44Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 45Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 46Page - Renesas Technology Corp SAP5SD-B-G1-R Datasheet HTML 47Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 67 page
background image
SAP51 / SAP5S Datasheet
© 2016 Integrated Device Technology, Inc.
43
January 28, 2016
5.13.2. Logic Controlled Reset
The SAP5 also becomes reset after reception of Reset_Slave or Broadcast_Reset commands, expiration of the
(enabled) Communication Watchdog, or entering a prohibited state machine state (i.e., due to heavy EMI).
5.13.3. External Reset
The SAP5 can be reset externally by pulling the DSTBn pin LOW for more than the minimum reset time. The
external reset input function is provided in every operational mode of the SAP5: Slave Mode and Master/Repeater
Mode. The signal timings are given in Table 5.20.
Table 5.20 Timing of External Reset
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
UNIT
DSTBn low time for no reset initiation
tnoRESET
90
ms
Reset execution time:
DSTBn H/L transition to Hi-Z output drives at DO[3:0], P[3:0]
tRESET
99
ms
State Machine initialization time after reset (EEPROM read out)
tINIT
2
ms
Figure 5.6
Timing Diagram External Reset via DSTBn
DSTBn
D[3:0]
tnoRESET
P[3:0]
Hi-Z
Data port output data
Parameter port output data
External Reset
tRESET
Hi-Z
tINIT
The external reset is generated as “edge sensitive” to the expiration of the tRESET timer. The initialization
procedure is starting immediately after the event, independent of the state of DSTBn. The external reset state
persists if DSTBn still remains low after tRESET + tINIT. The corresponding error state display is described in section
5.11.
5.14. UART
The UART performs a syntactical and timing analysis of the telegrams received at the AS-i input channel. It
converts the pulse-coded AS-i input signal into a Manchester-II-coded bit stream and provides the receive register
with decoded telegram bits. The UART also realizes the Manchester-II-coding of a slave answer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com