Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

R5F564MLGDFP Scheda tecnica(PDF) 80 Page - Renesas Technology Corp

Il numero della parte R5F564MLGDFP
Spiegazioni elettronici  Renesas MCUs
PDF  162 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F564MLGDFP Scheda tecnica(HTML) 80 Page - Renesas Technology Corp

Back Button R5F564MLGDFP Datasheet HTML 76Page - Renesas Technology Corp R5F564MLGDFP Datasheet HTML 77Page - Renesas Technology Corp R5F564MLGDFP Datasheet HTML 78Page - Renesas Technology Corp R5F564MLGDFP Datasheet HTML 79Page - Renesas Technology Corp R5F564MLGDFP Datasheet HTML 80Page - Renesas Technology Corp R5F564MLGDFP Datasheet HTML 81Page - Renesas Technology Corp R5F564MLGDFP Datasheet HTML 82Page - Renesas Technology Corp R5F564MLGDFP Datasheet HTML 83Page - Renesas Technology Corp R5F564MLGDFP Datasheet HTML 84Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 162 page
background image
R01DS0173EJ0120 Rev.1.20
Page 80 of 162
Oct 20, 2022
RX64M Group
2. Electrical Characteristics
Figure 2.10
PLL Clock Oscillation Start Timing
Note 1. When using a sub-clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation
provided by the manufacturer for the oscillation stabilization time.
Note 2. The number of cycles selected by the value of the SOSCWTCR.SSTS[7:0] bits determines the sub-clock oscillation stabilization
wait time in accord with the formula below.
tSUBOSCWT = [(SSTS[7:0] bits × 16384) + 10] / fLOCO
Figure 2.11
Sub-Clock Oscillation Start Timing
Table 2.18
PLL Clock Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,
VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,
Ta = Topr
Item
Symbol
Min.
Typ.
Max.
Unit
Test
Conditions
PLL clock oscillation frequency
fPLL
120
—
240
MHz
PLL clock oscillation stabilization wait time
tPLLWT
—
259
320
µs
Figure 2.10
Table 2.19
Sub-Clock Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = 2.7 to 3.6 V, 2.7
≤ VREFH0 ≤ AVCC0,
VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,
VBATT = 2.0 to 3.6 V, Ta = Topr
Item
Symbol
Min.
Typ.
Max.
Unit
Test
Conditions
Sub-clock oscillation frequency
fSUB
—
32.768
—
kHz
Sub-clock oscillation stabilization time
tSUBOSC
——
*1
s
Figure 2.11
Sub-clock oscillation stabilization wait time
tSUBOSCWT
——
*2
s
PLLCR2.PLLEN
OSCOVFSR.PLOVF
PLL clock
tPLLWT
PLL circuit output
Sub-clock oscillator output
SOSCCR.SOSTP
tSUBOSC
Sub-clock
OSCOVFSR.SOOVF
tSUBOSCWT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com