ST10 datasheet(16/65 Pages) STMICROELECTRONICS

16 / 65 page

ST10C167

16/65

Hardware traps are exceptions or error conditions

that arise during run-time. They cause immediate

non-maskable system reaction similar to a stan-

dard interrupt service (branching to a dedicated

vector table location).

The occurrence of a hardware trap is additionally

signified by an individual bit in the trap flag regis-

ter (TFR). Except when another higher prioritized

trap service is in progress, a hardware trap will

interrupt any actual program execution. In turn,

hardware trap services can normally not be inter-

rupted by standard or PEC interrupts.

Table 3 shows all of the possible exceptions or

error conditions that can arise during run-time:

Table 3 : Exceptions or error conditions that can arise during run time

Exception Condit ion

Trap

Flag

Trap

Vector

Location

Trap

Number

Trap

Priority

Reset Functions:

Hardware Reset

Software Reset

Watchdog Timer Overflow

RESET

00’0000h

00h

III

Class A Hardware Traps:

Non-Maskable Interrupt

Stack Overflow

Stack Underflow

NMI

STKOF

STKUF

NMITRAP

STOTRAP

STUTRAP

00’0008h

00’0010h

00’0018h

02h

04h

06h

Class B Hardware Traps:

Undefined Opcode

Protected Instruction Fault

Illegal Word Operand

Access

Illegal Instruction Access

Illegal External Bus

Access

UNDOPC

PRTFLT

ILLOPA

ILLINA

ILLBUS

BTRAP

00’0028h

0Ah

Reserved

[2Ch –3Ch]

[0Bh – 0Fh]

Software Traps

TRAP Instruction

Any [00’0000h– 00’01FCh]

in steps of 4h

Any

[00h – 7Fh]

Current CPU

Priority

VII - INTERRUPT SYSTEM (continued)

ST10 Scheda tecnica(PDF) 16 Page - STMicroelectronics

ST10 Scheda tecnica(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Scheda tecnica Scarica

Link URL