| Motore di ricerca datesheet componenti elettronici |
|
STE100 Scheda tecnica(PDF) 61 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STE100 Scheda tecnica(HTML) 61 Page - STMicroelectronics |
|
61 / 66 page ![]() 61/66 STE10/100 Figure 17. PCI Timings Tsu Input Set up Time to Clock (bussed signals) 7ns Tsu(ptp) Input Set up Time to Clock (point to point) 10,12 ns Th Input Hold Time from Clock 0 ns Th Input Hold Time from Clock 0 ns Trst Reset Active Time after Power Stable 1ms Trst-clk Reset Active Time after CLK Stable 100 µs Trst-off Reset Active to Output Float delay 40 ns Table 21. PCI Timing Symbol Parameter Test Condition Min. Typ. Max. Units CLK 2.4V 0.4V Tval OUTPUT Delay Ton 1.5V 1.5V Tri-state OUTPUT INPUT 1.5V 1.5V Toff Tsu Th |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |