Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

LFSC Scheda tecnica(PDF) 13 Page - Lattice Semiconductor

Il numero della parte LFSC
Spiegazioni elettronici  LatticeSC/M Family Data Sheet
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  LATTICE [Lattice Semiconductor]
Homepage  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LFSC Scheda tecnica(HTML) 13 Page - Lattice Semiconductor

Back Button LFSC Datasheet HTML 9Page - Lattice Semiconductor LFSC Datasheet HTML 10Page - Lattice Semiconductor LFSC Datasheet HTML 11Page - Lattice Semiconductor LFSC Datasheet HTML 12Page - Lattice Semiconductor LFSC Datasheet HTML 13Page - Lattice Semiconductor LFSC Datasheet HTML 14Page - Lattice Semiconductor LFSC Datasheet HTML 15Page - Lattice Semiconductor LFSC Datasheet HTML 16Page - Lattice Semiconductor LFSC Datasheet HTML 17Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 237 page
background image
2-9
Architecture
Lattice Semiconductor
LatticeSC/M Family Data Sheet
Figure 2-7. Edge Clock Resources
Precision Clock Divider
Each set of edge clocks has four high-speed dividers associated with it. These are intended for generating a slower
speed system clock from the high-speed edge clock. The block operates in a DIV2 or DIV4 mode and maintains a
known phase relationship between the divided down clock and high-speed clock based on the release of its reset
signal. The clock dividers can be fed from selected PIOs, PLLs and routing. The clock divider outputs serve as pri-
mary clock sources. This circuit also generates an edge local set/reset (ELSR) signal which is fed to the PIOs via
the edge clock network and is used for the rest of the I/O gearing logic.
Figure 2-8. Clock Divider Circuit
Dynamic Clock Select (DCS)
The DCS is a global clock buffer with smart multiplexer functions. It takes two independent input clock sources and
outputs a clock signal without any glitches or runt pulses. This is achieved irrespective of where the select signal is
SERDES
SERDES
Bank 1
Bank 5
Bank 4
Edge clock
S/R
S/R
S/R
S/R
Divided clock
Clock derived
from selected
PIOs, PLLs and
routing
LSR
Register chain to synchronize LSR to clock input
ELSR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com