PSD4235G2-12UI datasheet(9/89 Pages) STMICROELECTRONICS

9 / 89 page

9/89

PSD4235G2

Page Register

The 8-bit Page Register expands the address

range of the MCU by up to 256 times. The paged

address can be used as part of the address space

to access external memory and peripherals, or in-

ternal memory and I/O. The Page Register can

also be used to change the address mapping of

the Flash memory blocks into different memory

spaces for IAP.

Power Management Unit (PMU)

The Power Management Unit (PMU) gives the

user control of the power consumption on selected

functional blocks based on system requirements.

The PMU includes an Automatic Power-down

(APD) Unit that turns off device functions during

MCU inactivity. The APD Unit has a Power-down

mode that helps reduce power consumption.

The PSD also has some bits that are configured at

run-time by the MCU to reduce power consump-

tion of the CPLD. The Turbo bit in PMMR0 can be

reset to 0 and the CPLD latches its outputs and

goes to Stand-by mode until the next transition on

its inputs.

Additionally, bits in PMMR2 can be set by the

MCU to block signals from entering the CPLD to

reduce power consumption. See the section enti-

tled “Power Management” on page 59 for more de-

tails.

Table 4. Methods of Programming Different Functional Blocks of the PSD

Functional Block

JTAG-ISP

Device Programmer

IAP

Primary Flash Memory

Yes

Secondary Flash memory

Yes

PLD Array (DPLD and CPLD)

Yes

PSD Configuration

Yes

PSD4235G2-12UI Scheda tecnica(PDF) 9 Page - STMicroelectronics

PSD4235G2-12UI Scheda tecnica(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Scheda tecnica Scarica

Link URL