7480 datasheet(19/98 Pages) RENESAS

19 / 98 page

MITSUBISHI MICROCOMPUTERS

7480/7481 GROUP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PRELIMINAR

Notice:

This

is not

a final

specification.

Some

parametric

limits

are

subject

to change.

Table 4. Interrupt vector addresses and priority

At reset

At detection of either rising edge or falling

edge of INT0 input

At detection of either rising edge or falling

edge of INT1 input

At input “L” to port P0 in key-on wake-up

mode

At detection of either rising edge or falling

edge of CNTR0 input

At detection of either rising edge or falling

edge of CNTR1 input

At timer X underflow

At timer Y underflow

At timer 1 underflow

At timer 2 underflow

At completion of serial I/O data reception

At completion of serial I/O transfer shift or

when transmission buffer is empty

At detection of bus collision

At completion of A-D conversion

At execution of BRK instruction

Non-maskable

External interrupt

(active edge programmable)

External interrupt

(active edge programmable)

Validity after execution of

STP/WIT instruction

External interrupt

(active edge programmable)

External interrupt

(active edge programmable)

Non-maskable software

interrupt

RESET (Note 2)

INT0

INT1

Key-on wake-up

CNTR0

CNTR1

Timer X

Timer Y

Timer 1

Timer 2

Serial I/O reception

Serial I/O transmission

Bus arbitration

A-D conversion

BRK instruction

Interrupt source

Prior-

ity

Vector address (Note 1)

High-order Low-order

Interrupt request generating conditions

Remarks

FFFF16

FFFD16

FFFB16

FFF916

FFF716

FFF516

FFF316

FFF116

FFEF16

FFED16

FFEB16

FFE916

FFE716

FFE516

FFFE16

FFFC16

FFFA16

FFF816

FFF616

FFF416

FFF216

FFF016

FFEE16

FFEC16

FFEA16

FFE816

FFE616

FFE416

Notes 1 : Vector addresses contain interrupt jump destination addresses.

2 : RESET is mentioned in the table because its operation is the same as an interrupt.

Fig. 15 Interrupt control diagram

Interrupt request bit

Interrupt enable bit

Interrupt disable flag

BRK instruction

Reset

Interrupt request

7480 Scheda tecnica(PDF) 19 Page - Renesas Technology Corp

7480 Scheda tecnica(HTML) 19 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Scheda tecnica Scarica

Link URL