4513 datasheet(42/97 Pages) RENESAS

42 / 97 page

4513/4514 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS

Table 16 Change of successive comparison register AD during A-D conversion

Comparison voltage (Vref) value

Change of successive comparison register AD

At starting conversion

(7) Operation description

A-D conversion is started with the A-D conversion start instruction

(ADST). The internal operation during A-D conversion is as follows:

➀ When A-D conversion starts, the register AD is cleared to

“00016.”

➁ Next, the topmost bit of the register AD is set to “1,” and the

comparison voltage Vref is compared with the analog input volt-

age VIN.

➂ When the comparison result is Vref < VIN, the topmost bit of the

Vref > VIN, it is cleared to “0.”

The 4513/4514 Group repeats this operation to the lowermost bit of

the register AD to convert an analog value to a digital value. A-D

conversion stops after 62 machine cycles (46.5

µs when f(XIN) =

4.0 MHz in high-speed mode) from the start, and the conversion re-

sult is stored in the register AD. An A-D interrupt activated condition

is satisfied and the ADF flag is set to “1” as soon as A-D conversion

completes (Figure 27).

✼1: 1st comparison result

✼3: 3rd comparison result

✼9: 9th comparison result

✼2: 2nd comparison result

✼8: 8th comparison result

✼A: 10th comparison result

1st comparison

2nd comparison

3rd comparison

After 10th comparison

completes

✼1

-----

✼2

✼3

✼8

✼9

✼A

A-D conversion result

VDD

1024

-------------

4513 Scheda tecnica(PDF) 42 Page - Renesas Technology Corp

4513 Scheda tecnica(HTML) 42 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Scheda tecnica Scarica

Link URL