HD6432142 datasheet(337/1177 Pages) RENESAS

337 / 1177 page

Section 10 14-Bit PWM Timer (PWMX)

Rev. 4.00 Sep 27, 2006 page 293 of 1130

REJ09B0327-0400

10.1.3

Pin Configuration

Table 10.1 lists the pins used by the PWM (D/A) module.

Table 10.1

PWM Timer Input and Output Pins

Name

Abbr.

I/O

Function

PWM output pin 0

PWX0

Output

PWM output, channel A

PWM output pin 1

PWX1

Output

PWM output, channel B

10.1.4

Table 10.2 lists the registers of the PWM (D/A) module.

Table 10.2

Name

Abbreviation

R/W

Initial value

Address*

PWM D/A control register

DACR

R/W

H'30

H'FFA0*

PWM D/A data register A high

DADRAH

R/W

H'FF

H'FFA0*

PWM D/A data register A low

DADRAL

R/W

H'FF

H'FFA1*

PWM D/A data register B high

DADRBH

R/W

H'FF

H'FFA6*

PWM D/A data register B low

DADRBL

R/W

H'FF

H'FFA7*

PWM D/A counter high

DACNTH

R/W

H'00

H'FFA6*

PWM D/A counter low

DACNTL

R/W

H'03

H'FFA7*

Module stop control register

MSTPCRH

R/W

H'3F

H'FF86

MSTPCRL

R/W

H'FF

H'FF87

Notes: 1. Lower 16 bits of the address.

2. Registers in the 14-bit PWM timer are assigned to the same addresses as the other

registers. In this case, register selection is performed by the IICE bit in the serial timer

control register (STCR), and also the same addresses are shared by DADRAH and

DACR, and by DADRB and DACNT. Switching is performed by the REGS bit in DACNT

or DADRB.

HD6432142 Scheda tecnica(PDF) 337 Page - Renesas Technology Corp

HD6432142 Scheda tecnica(HTML) 337 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL