HD6432142 datasheet(667/1177 Pages) RENESAS

Il numero della parte	HD6432142

Spiegazioni elettronici	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1177 Pages

Scroll/Zoom	100%

Produttore elettronici	RENESAS [Renesas Technology Corp]

Homepage	http://www.renesas.com

Logo

667 / 1177 page

Section 20 A/D Converter

Rev. 4.00 Sep 27, 2006 page 623 of 1130

REJ09B0327-0400

20.3

Interface to Bus Master

ADDRA to ADDRD are 16-bit registers, but the data bus to the bus master is only 8 bits wide.

Therefore, in accesses by the bus master, the upper byte is accessed directly, but the lower byte is

accessed via a temporary register (TEMP).

A data read from ADDR is performed as follows. When the upper byte is read, the upper byte

value is transferred to the CPU and the lower byte value is transferred to TEMP. Next, when the

lower byte is read, the TEMP contents are transferred to the CPU.

When reading ADDR, always read the upper byte before the lower byte. It is possible to read only

the upper byte, but if only the lower byte is read, incorrect data may be obtained.

Figure 20.2 shows the data flow for ADDR access.

Bus master

(H'AA)

ADDRnH

(H'AA)

ADDRnL

(H'40)

Lower byte read

ADDRnH

(H'AA)

ADDRnL

(H'40)

TEMP

(H'40)

TEMP

(H'40)

(n = A to D)

Module data bus

Bus interface

Upper byte read

Bus master

(H'40)

Bus interface

Figure 20.2 ADDR Access Operation (Reading H'AA40)

HD6432142 Scheda tecnica(PDF) 667 Page - Renesas Technology Corp