HD6432142 datasheet(118/1177 Pages) RENESAS

118 / 1177 page

Section 2 CPU

Rev. 4.00 Sep 27, 2006 page 74 of 1130

REJ09B0327-0400

End of bus request

Bus request

Program execution

state

Bus-released state

Sleep mode

Exception-handling state

External interrupt

Software standby mode

RES = high

Reset state*1

STBY = high, RES = low

Hardware standby mode*2

Power-down state*3

Notes: 1.

From any state except hardware standby mode, a transition to the reset state occurs whenever

RES

goes low. A transition can also be made to the reset state when the watchdog timer overflows.

From any state, a transition to hardware standby mode occurs when

STBY goes low.

The power-down state also includes a watch mode, subactive mode, subsleep mode, etc. For details,

refer to section 25, Power-Down State.

SLEEP

instruction

with

LSON = 0,

SSBY = 0

Interrupt

request

End of bus

request

Bus

request

Request for

exception

handling

End of

exception

handling

SLEEP

instruction

with

LSON = 0,

PSS = 0,

SSBY = 1

Figure 2.15 State Transitions

2.8.2

Reset State

When the

RES input goes low all current processing stops and the CPU enters the reset state. All

interrupts are disabled in the reset state. Reset exception handling starts when the

RES signal

changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details, refer to section 14,

Watchdog Timer (WDT).

HD6432142 Scheda tecnica(PDF) 118 Page - Renesas Technology Corp

HD6432142 Scheda tecnica(HTML) 118 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL