Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SH7052 Scheda tecnica(PDF) 516 Page - Renesas Technology Corp

Il numero della parte SH7052
Spiegazioni elettronici  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Scheda tecnica(HTML) 516 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 512Page - Renesas Technology Corp SH7052 Datasheet HTML 513Page - Renesas Technology Corp SH7052 Datasheet HTML 514Page - Renesas Technology Corp SH7052 Datasheet HTML 515Page - Renesas Technology Corp SH7052 Datasheet HTML 516Page - Renesas Technology Corp SH7052 Datasheet HTML 517Page - Renesas Technology Corp SH7052 Datasheet HTML 518Page - Renesas Technology Corp SH7052 Datasheet HTML 519Page - Renesas Technology Corp SH7052 Datasheet HTML 520Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 516 / 919 page
background image
490
Receiving Serial Data (Synchronous Mode): Figures 14.21 and 14.22 show sample flowcharts
for receiving serial data. When switching from asynchronous mode to synchronous mode, make
sure that ORER, PER, and FER are cleared to 0. If PER or FER is set to 1, the RDRF bit will not
be set and both transmitting and receiving will be disabled.
The procedure for receiving serial data is as follows (the steps correspond to the numbers in the
flowchart):
1. SCI initialization: Set the RxD pin using the PFC.
2. Receive error handling: If a receive error occurs, read the ORER bit in SSR to identify the
error. After executing the necessary error handling, clear ORER to 0. Transmitting/receiving
cannot resume if ORER remains set to 1.
3. SCI status check and receive data read: Read the serial status register (SSR), check that RDRF
is set to 1, then read receive data from the receive data register (RDR) and clear RDRF to 0.
The RXI interrupt can also be used to determine if the RDRF bit has changed from 0 to 1.
4. Continue receiving serial data: Read RDR, and clear RDRF to 0 before the MSB (bit 7) of the
current frame is received. If the DMAC is started by a receive-data-full interrupt (RXI) to read
RDR, the RDRF bit is cleared automatically so this step is unnecessary.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com