Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SH7052 Scheda tecnica(PDF) 191 Page - Renesas Technology Corp

Il numero della parte SH7052
Spiegazioni elettronici  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Scheda tecnica(HTML) 191 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 187Page - Renesas Technology Corp SH7052 Datasheet HTML 188Page - Renesas Technology Corp SH7052 Datasheet HTML 189Page - Renesas Technology Corp SH7052 Datasheet HTML 190Page - Renesas Technology Corp SH7052 Datasheet HTML 191Page - Renesas Technology Corp SH7052 Datasheet HTML 192Page - Renesas Technology Corp SH7052 Datasheet HTML 193Page - Renesas Technology Corp SH7052 Datasheet HTML 194Page - Renesas Technology Corp SH7052 Datasheet HTML 195Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 191 / 919 page
background image
165
9.3.8
Bus Mode and Channel Priorities
If, for example, a transfer request is issued for channel 0 while transfer is in progress on lower-
priority channel 1 in burst mode, transfer is started immediately on channel 0.
In this case, if channel 0 is set to burst mode, channel 1 transfer is continued after completion of
all transfers on channel 0. If channel 0 is set to cycle-steal mode, channel 1 transfer is continued
only if a channel 0 transfer request has not been issued; if a transfer request is issued, channel 0
transfer is started immediately.
9.3.9
Source Address Reload Function
Channel 2 has a source address reload function. This returns to the first value set in the source
address register (SAR2) every four transfers by setting the RO bit of CHCR2 to 1. Figure 9.10
illustrates this operation. Figure 9.11 is a timing chart for reload ON mode, with burst mode, auto-
request, 16-bit transfer data size, SAR2 increment, and DAR2 fixed.
SAR2
(initial value)
DMAC
Transfer
request
DMAC control block
Reload control
4th count
CHCR2
DMATCR2
SAR2
RO bit = 1
Count signal
Reload
signal
Reload signal
Figure 9.10 Source Address Reload Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com