SH7052 datasheet(188/919 Pages) RENESAS

188 / 919 page

162

Figure 9.7 shows an example of timing in indirect address mode when transfer source and indirect

address storage locations are in internal memory, the transfer destination is an on-chip peripheral

module with 2-cycle access space, and transfer data is 8-bit.

Since the indirect address storage destination and the transfer source are in internal memory, these

can be accessed in one cycle. The transfer destination is 2-cycle access space, so two data write

cycles are required. One NOP cycle is required until the data read as the indirect address is output

to the address bus.

Internal

address

bus

Internal

data

bus

DMAC

indirect

address

buffer

DMAC

data

buffer

Internal memory space

→ Internal memory space

Transfer

source

address

NOP

Indirect

address

Transfer

destination

address

Indirect

address

Indirect

address

Transfer

data

Transfer data

Address

read cycle

NOP

cycle

Data

read cycle

Data write cycle (4th)

(1st)

(2nd)

(3rd)

Figure 9.7 Dual Address Mode and Indirect Address Transfer Timing Example 2

SH7052 Scheda tecnica(PDF) 188 Page - Renesas Technology Corp

SH7052 Scheda tecnica(HTML) 188 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL